



FAIRCHILD



**BIPOLAR MEMORY
DATA BOOK**



FAIRCHILD



464 Ellis Steet, Mountain View, California 94042

©1976 Fairchild Camera and Instrument Corporation/464 Ellis Street, Mountain View, California 94042/(415) 962-5011/TWX 910-379-6435


Printed in U.S.A./292-12-0002-066/30M

TABLE OF CONTENTS (Cont'd)

CHAPTER 7 PRODUCT INFORMATION/DATA SHEETS	7-3
CHAPTER 8 ORDER AND PACKAGE INFORMATION	
Package Style	8-3
Temperature Ranges	8-3
Examples	8-3
Device Identification/Marking	8-3
Package Information	8-4
Hi-Rel Processing	8-5
Hi-Rel Processing Flows	8-6
Package Outlines	8-8
CHAPTER 9 FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9-3



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
ROMs AND PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9



CHAPTER 1

- Introduction

Chapter 1


INTRODUCTION

At one time, bipolar memories were relegated to a very restricted list of applications. Their bit density was quite low, while their power consumption per bit and their price per bit were quite high. Their only advantage was speed; they were used only where speed was required at any cost.


Today's bipolar memories are still fast but other factors have changed in a most dramatic way. Density has surged to 8K bits per package for ROMs and 4K for RAMs. Power density has tumbled spectacularly. For the popular 1K TTL RAM, for example, power density is below 0.5 mW per bit for the standard version and less than 0.2 mW per bit for the low power version; their respective access times of 25 and 35 ns are still on a downward trend.

And what about prices? System designers' acceptance has led to high volume production, while continuing advances in technology and design innovation have brought chip sizes down to MSI levels. These factors have brought prices down well below 1¢ per bit. Combine this low component cost with the advantages of having the same power supply and I/O characteristics as the logic circuits and the system cost savings are very impressive.

The combination of speed, efficiency, cost effectiveness and design flexibility have made bipolar memories the standards by which other memories are compared.



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
ROMs AND PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9




CHAPTER 2

- Numerical Index of Devices


Chapter 2

NUMERICAL INDEX OF DEVICES

DEVICE	DESCRIPTION	PAGE
ECL STATIC MEMORIES		
F10145A	16 x 4 Random Access Memory	7-3
F10405	128 x 1 Random Access Memory	7-7
F10410	256 x 1 Random Access Memory	7-11
F10411	256 x 1 Low Voltage Random Access Memory	7-16
F10415	1024 x 1 Random Access Memory	7-21
F10415A	1024 x 1 High Speed Random Access Memory	7-21
F100415	1024 x 1 High Speed Random Access Memory	7-26
F10416	256 x 4 Programmable Read Only Memory	7-27
F100416	256 x 4 Programmable Read Only Memory	7-27
TTL STATIC MEMORIES		
93410	256 x 1 Random Access Memory – Open Collector Outputs	7-28
93410A	256 x 1 High Speed Random Access Memory – Open Collector Outputs	7-28
93411	256 x 1 Random Access Memory – Open Collector Outputs	7-33
93411A	256 x 1 High Speed Random Access Memory – Open Collector Outputs	7-33
93L412	256 x 4 Low Power Random Access Memory – Open Collector Outputs	7-39
93L415	1024 x 1 Low Power Random Access Memory – Open Collector Outputs	7-44
93415	1024 x 1 Random Access Memory – Open Collector Outputs	7-49
93415A	1024 x 1 High Speed Random Access Memory – Open Collector Outputs	7-49
93417	256 x 4 Schottky Programmable Read Only Memory – Open Collector Outputs	7-54
93419	64 x 9 Random Access Memory – Open Collector Outputs	7-57
93L420	256 x 1 Low Power, High Speed Random Access Memory – 3-State Outputs	7-62
93L421	256 x 1 Low Power Random Access Memory – 3-State Outputs	7-68
93421	256 x 1 Random Access Memory – 3-State Outputs	7-74
93421A	256 x 1 High Speed Random Access Memory – 3-State Outputs	7-74
93L422	256 x 4 Low Power Random Access Memory – 3-State Outputs	7-80
93L425	1024 x 1 Low Power Random Access Memory – 3-State Outputs	7-86
93425	1024 x 1 Random Access Memory – 3-State Outputs	7-93
93425A	1024 x 1 High Speed Random Access Memory – 3-State Outputs	7-93
93427	256 x 4 Schottky Programmable Read Only Memory – 3-State Outputs	7-98
93431	512 x 4 Schottky Read Only Memory – Open Collector Outputs	7-101
93432	512 x 8 Schottky Read Only Memory – Open Collector Outputs	7-102
93436	512 x 4 Schottky Programmable Read Only Memory – Open Collector Outputs	7-103
93438	512 x 8 Schottky Programmable Read Only Memory – Open Collector Outputs	7-106
93441	512 x 4 Schottky Read Only Memory – 3-State Outputs	7-109
93442	512 x 8 Schottky Read Only Memory – 3-State Outputs	7-110
93446	512 x 4 Schottky Programmable Read Only Memory – 3-State Outputs	7-111
93448	512 x 8 Schottky Programmable Read Only Memory – 3-State Outputs	7-114
93452	1024 x 4 Schottky Programmable Read Only Memory – Open Collector Outputs	7-117
93453	1024 x 4 Schottky Programmable Read Only Memory – 3-State Outputs	7-117
93454	1024 x 8 Schottky Read Only Memory – Open Collector Outputs	7-118
93457	256 x 4 Schottky Read Only Memory – Open Collector Outputs	7-121
93464	1024 x 8 Schottky Read Only Memory – 3-State Outputs	7-122
93467	256 x 4 Schottky Read Only Memory – 3-State Outputs	7-125
93470	4096 x 1 Random Access Memory – Open Collector Outputs	7-126
93471	4096 x 1 Random Access Memory – 3-State Outputs	7-126
TTL DYNAMIC MEMORIES		
93481	4096 x 1 Random Access Memory – 3-State Outputs	7-132
MACROLOGIC TTL MEMORIES		
9403	16 x 4 First-In First-Out Buffer Memory – 3-State Outputs	7-139
9406	16 x 4 Last-In First-Out Program Stack – 3-State Outputs	7-153
9410	16 x 4 Random Access Memory with Register Stack – 3-State Outputs	7-164



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
ROMs AND PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9



CHAPTER 3

- RAMs, PROMs, ROMs Selection Guide
- Bipolar Memory Selection Guide by Function
- Bipolar Memory Cross Reference
- Fairchild MOS Memory Product Guide
- MOS Memory Product Cross Reference

RAMs, PROMs, ROMs SELECTION GUIDE

WORDS	BITS PER WORD				
	1	2	4	8	9
16	16		RAM 10145A		
32		64			
64					RAM 93419
128	RAM 10405				
256	RAMs 10410 10411 93L420 93L421 93421/93421A 93411/93411A 93410/93410A		RAMs 93L412/93L422 ROMs 93457/93467 PROMs 93412/93427 10416/10016		
512			ROMs 93431/93441 PROMs 93436/93446	ROMs 93432/93442 PROMs 93438/93448	
1024	RAMs 93415/93415A 93L415 93L425 93425/93425A 10415/10415A 10015		PROMs 93452/93453	ROMs 93454/93464	
2048				ROMs	
4096	RAMs 93431 93470/93471		ROMs		

Numbers on shaded lines indicate overall complexity.

BIPOLAR MEMORY CROSS REFERENCE

Pin-for-Pin Equivalents except if otherwise noted.

AMD	FSC	HARRIS	FSC	NATIONAL	FSC
AM27LS00	93L420	HM7610	93417	DM54/74187	93457
AM27S10	93417	HM7611	93427	DM54/74S200	93421
AM27S11	93427	HM7620	93436	DM54/74S206	93411
AM27S40	93432	HM7621	93446	SIGNETICS	FSC
AM27S41	93442	HM7640	93438	82S09	93419
AM27S80	93454	HM7641	93448	82S10	93415
AM27S81	93464	HM7642	93452	82S11	93425
93415A	93415A	HM7643	93453	82S16	93421
93415	93415	HPROM1024	93417	82S17	93411
93425A	93425A	HPROM1024A	93427	82S115*	93448
93425	93425	MMI	FSC	82S116	93421A
93L415	93L415	5200/6200	93457	82S117	93411A
INTEL	FSC	5201/6201	93467	82S126	93417
3106	93421	5205/6205	93431	82S129	93427
3107	93411	5206/6206	93441	82S130	93436
3301	93457	5240/6240	93432	82S131	93446
3302	93431	5241/6241	93442	82S136	93452
3304	93432	5280/6280	93454	82S137	93453
3322	93441	5281/6281	93464	82S140	93438
3324	93442	5300/6300	93417	82S141	93448
3601	93417	5301/6301	93427	82S215*	93442
3602	93436	5305/6305	93436	82S226	93457
3604	93438	5306/6306	93446	82S229	93467
3605	93452	5340/6340	93438	82S230	93431
3621	93427	5341/6341	93448	82S231	93441
3622	93446	5350/6350*	93452	82S280	93454
3624	93448	5351/6351*	93453	82S281	93464
3625	93453	5530/6530	93411	54/74S200	93421
INTERSIL	FSC	5531/6531	93421	54/74S201	93421
IM53S08	93454	5555/6555	93419	54/74S301	93411
IM53S18	93464	10149	10416	10145	10145A
IM5508A	93415A	MOTOROLA	FSC	10149	10146
IM5508	93415	MCM4004	93457	93415A	93415A
IM5518A	93425A	MCM10144	10410	93425A	93425A
IM5518	93425	MCM10145	10145A	TI	FSC
IM5523A	93421A	MCM10146	10415	SN10144	10410
IM5523	93421	MCM10147	10405	SN10145	10145A
IM5533A	93411A	MCM10149	10416	SN10147	10405
IM5533	93411	NATIONAL	FSC	SN54/74187	93457
IM5603A	93417	DM7573/8573	93417	SN54/74S201	93421
IM5603	93417	DM7574/8574	93427	SN54/74S209	93425
IM5604	93436	DM7595/8595	93432	SN54/74S287	93427
IM5605	93438	DM7596/8596	93442	SN54/74S301	93411
IM5623	93427	DM7597/8597	93467	SN54/74S309	93415
IM5624	93446	DM8582	93411	SN54/74S387	93417
IM5625	93448			SN54/74S472*	93448
				SN54/74S473*	93438
				SN54/74S470*	93436
				SN54/74S471*	93446

*Functional replacement

PRODUCT CODE CROSS REFERENCE

MANUFACTURER	TEMPERATURE RANGES		PACKAGES		
	MILITARY -55°C to +125°C	COMMERCIAL 0°C to +70°C	CERAMIC DIP	PLASTIC DIP	FLATPAK
Advanced Micro Devices (AMD)	XXXM	XXXC	D	P	F
Fairchild Semiconductor (FSC)	XXXXM	XXXXC	D	P	F
Harris Semiconductor	XXX-2	XXX-5	1	-	9
Intel	MXXX	-	D or C	P	F
Intersil	XXXM	XXXC	DE	PE	FE
Monolithic Memories (MMI)	5XXX	6XXX	D/J	F	F
Motorola	105XX/106XX	101XX/102XX	L	P	F
National	54XXX/7XXX	74XXX/8XXX	D/J	N	F/W
Signetics	SXXX	NXXX	F/I	B/N	Q
Texas Instruments (TI)	54XXX	74XXX	J/JE	N	W

All package designation are suffixes with the exception of Harris and Intel.

BIPOLAR MEMORY SELECTION GUIDE BY FUNCTION

PART NO.	ORGANIZATION	OUT-PUTS	ACCESS TIME	ACCESS TIME	ACCESS TIME	POWER DISS. (TYP) mW	PKG. (Note 1)	TEMP. (Note 2)	NO. OF PINS	DATA SHEET PAGE NO.
			(TYP) ns	0 to 70°C MAX, ns	-55 to +125°C MAX, ns					
TTL RAMs										
9410	16 x 4	3S	35	-	-	375	D,P	C,M	18	7-164
93419	64 x 9	OC	35	45	60	725	D	C,M	28	7-57
93410	256 x 1	OC	45	60	70	450	D,F,P	C,M	16	7-28
93410A	256 x 1	OC	35	45	-	450	D,P	C	16	7-28
93411	256 x 1	OC	45	55	65	475	D,F,P	C,M	16	7-33
93411A	256 x 1	OC	40	45	-	475	D,P	C	16	7-33
93L420	256 x 1	3S	40	45	55	275	D,F,P	C,M	16	7-62
93421	256 x 1	3S	35	50	60	475	D,F,P	C,M	16	7-74
93421A	256 x 1	3S	30	40	-	475	D,P	C	16	7-74
93L421	256 x 1	3S	45	90	100	275	D,F,P	C,M	16	7-68
93L412	256 x 4	OC	45	60	75	250	D,F	C,M	22**	7-39
93L422	256 x 4	3S	45	60	75	250	D,F	C,M	22**	7-80
93415	1024 x 1	OC	30	45	60	475	D,F,P	C,M	16	7-49
93415A	1024 x 1	OC	25	30	-	475	D,P	C	16	7-49
93L415	1024 x 1	OC	35	60	70	200	D,F,P	C,M	16	7-44
93425	1024 x 1	3S	30	45	60	475	D,F,P	C,M	16	7-93
93425A	1024 x 1	3S	25	30	-	475	D,P	C	16	7-93
93L425	1024 x 1	3S	35	60	70	200	D,F,P	C,M	16	7-86
93470	4096 x 1	OC	55	-	-	800	D,P	C	18	7-126
93471	4096 x 1	3S	55	-	-	800	D,P	C	18	7-126
93481***	4096 x 1	3S	90	-	-	50/350	D,P	C	16	7-132
ECL RAMs										
10145A	16 x 4	-	6.5	9	-	500	D,F	C	16	7-3
10405	128 x 1	-	11	15	-	470	D,F	C	16	7-7
10410	256 x 1	-	18	30	-	475	D,F,P	C	16	7-11
10411	256 x 1	-	20	35	-	360	D,F,P	C	16	7-16
10415	1024 x 1	-	35	60	-	475	D,F	C	16	7-21
10415A	1024 x 1	-	25	35	-	475	D,F	C	16	7-21
100415	1024 x 1	-	20	-	-	500	D,F	C*	16**	7-26
TTL ROMs										
93457	256 x 4	OC	25	45	60	425	D,F,P	C,M	16	7-121
93467	256 x 4	3S	25	45	60	425	D,F,P	C,M	16	7-125
93431	512 x 4	OC	30	50	60	475	D,F,P	C,M	16	7-101
93441	512 x 4	3S	30	50	60	475	D,F,P	C,M	16	7-109
93432	512 x 8	OC	35	55	70	650	D,F,P	C,M	24	7-102
93442	512 x 8	3S	35	55	70	650	D,F,P	C,M	24	7-110
93454	1024 x 8	OC	30	45	60	550	D,F,P	C,M	24	7-118
93464	1024 x 8	3S	30	45	60	550	D,F,P	C,M	24	7-122
TTL PROMs										
93417	256 x 4	OC	25	45	60	425	D,F,P	C,M	16	7-54
93427	256 x 4	3S	25	45	60	425	D,F,P	C,M	16	7-98
93436	512 x 4	OC	30	50	60	475	D,F,P	C,M	16	7-103
93446	512 x 4	3S	30	50	60	475	D,F,P	C,M	16	7-111
93438	512 x 8	OC	35	55	70	650	D,F,P	C,M	24	7-106
93448	512 x 8	3S	35	55	70	650	D,F,P	C,M	24	7-114
93452	1024 x 4	OC	35	-	-	650	D,F	C,M	18	7-117
93453	1024 x 4	3S	35	-	-	650	D,F	C,M	18	7-117
ECL PROMs										
10416	256 x 4	-	15	-	-	500	D,F	C	16	7-27
TTL LIFOs										
9406	16 x 4	3S	-	-	-	500	D,P	C	24	7-153
TTL FIFOs										
9403	16 x 4	3S	-	-	-	575	D,P	C	24	7-139

3

Note 1 D Ceramic DIP, F Flatpak, P Plastic DIP
 Note 2 M Mil Temp Range 55 to 125°C, C Commercial Temp. Range 0 to 70°C (Plastic DIP available only in Comm. Temp. Range)
 *100K ECL "C" Temperature Range 0°C to 85°C. **24-Pin in Flatpak. ***13L Dynamic RAM
Ordering Information An example order code is 93415DC for the 1024 x 1-Bit TTL Ram where "D" is for Ceramic DIP package and "C" is for Comm. Temp. Range 0 to 70°C. The same part in a Flatpak and the Mil. Temp. Range would be 93415FM.

FAIRCHILD MOS MEMORY PRODUCT GUIDE

RANDOM ACCESS MEMORIES SELECTION MATRIX

PART NO.	BIT CAPACITY	ORGANIZATION	ACCESS TIME	PKG/TEMP*	STATIC/DYNAMIC
2102	1024	1024 x 1	1000 ns	DC,DL,DM	Static
2102-2	1024	1024 x 1	650 ns	DC,DL,DM	Static
2102-1	1024	1024 x 1	450 ns	DC,DL,DM	Static
2102F	1024	1024 x 1	350 ns	DC,DL,DM	Static
2102FL	1024	1024 x 1	250 ns	DC	Static
2102L2**	1024	1024 x 1	650 ns	DC	Static
2102L1**	1024	1024 x 1	450 ns	DC	Static
2102LF**	1024	1024 x 1	350 ns	DC	Static
3542	1024	1024 x 1	150 ns	DC	Static
3542-2	1024	1024 x 1	120 ns	DC	Static
3539	2048	256 x 8	650 ns	DC	Static
3539-2	2048	256 x 8	500 ns	DC	Static
3539-1	2048	256 x 8	400 ns	DC	Static
4096-5	4096	4096 x 1	350 ns	DC,DL,FL	Dynamic
4096-4	4096	4096 x 1	300 ns	DC,DL,FL	Dynamic
4096-3	4096	4096 x 1	250 ns	DC,DL,FL	Dynamic
4096-2	4096	4096 x 1	200 ns	DC,DL,FL	Dynamic

ROMs AND CHARACTER GENERATORS

3515	512 x 8 (4096-Bit) ROM
3257	64 x 5 x 7-Output ASCII Font C.G.
3258	64 x 7 x 5-Output ASCII Font C.G.
3260	64 x 9 x 7-Output ASCII Font C.G.

FIRST-IN FIRST-OUT MEMORY (FIFO)

3341	64 x 4-Bit
3351	40 x 9-Bit

SHIFT REGISTERS

CCD450	1024 x 9-Bit Dynamic
CCD460	16,384-Bit Laram
3342	Quad 64-Bit Static
3347/3357	Quad 80-Bit Static
3348	Hex 32-Bit Static with Buffer Enable
3349	Hex 32-Bit Static

*DC = Ceramic DIP / Commercial (0°C to +70°C)

DL = Ceramic DIP / Limited Military (-55°C to +85°C)

DM = Ceramic DIP / Military (-55°C to +125°C)


FL = Flatpak / Limited Military (-55°C to +85°C)

**Low Power Versions


MOS MEMORY PRODUCT CROSS REFERENCE

Competitor	Competitor Part No.		Fairchild Part No.	Equivalency*
AMD	2812	32 x 8-Bit FIFO	3351	F
	2813	32 x 9-Bit FIFO	3351	F
	2841	64 x 4-Bit FIFO	3341A	P
	3341	64 x 4-Bit FIFO	3341/3341A	P
	9102	1024 x 1-Bit Static RAM	2102	P
ntel	1403/4	1024 x 1-Bit Dynamic Shift Register	CCD450	F
	2102	1024 x 1-Bit Static RAM	2102	P
	2107A/2107B	4096 x 1-Bit Dynamic RAM	4096	F
	2104	4096 x 1-Bit Dynamic RAM	4096	P
	2416	16,384-Bit Dynamic Shift Register	CCD460	F
Mostek	2302	64 x 5 x 7 Character Generator	3257	P
	2500	512 x 8 (4096-Bit) ROM	3514/3515	F
	2600	512 x 8 (4096-Bit) ROM	3514/3515	P
	4096	4096 x 1-Bit Dynamic RAM	4096	P
	4102	1024 x 1-Bit Static RAM	2102	P
	5002/5007	Digital Voltmeter	3814/3815	F
	1007	Quad 80-Bit Dynamic Shift Register	3347/3357	P
	4006/8/9	1024 x 1-Bit Dynamic RAM	2102	F
	4027	4096 x 1-Bit Dynamic RAM	4096	P
National	1403/4	1024 x 1-Bit Dynamic Shift Register	CCD450	F
	2102	1024 x 1-Bit Static RAM	2102	P
	3705	8-Bit Multiplexer	3705/3708	P
	5233	512 x 8 (4096-Bit) ROM	3514/3515	P
	5316	Digital Clock Chip	3817	P
Signetics	2504	1024 x 1-Bit Dynamic Shift Register	CCD450	F
	2518	Hex 32-Bit Static Shift Register	3349	P
	2530	512 x 8 (4096-Bit) ROM	3514	F
	2532	Quad 80-Bit Static Shift Register	3347/3357	P
	2602	1024 x 1-Bit Static RAM	2102	F
T.I.	3112/3122	Hex 32-Bit Static Shift Register	3348	P
	3120/3409	Quad 80-Bit Static Shift Register	3347/3357	P
	3121/3417	Quad 64-Bit Static Shift Register	3342	P
	4024	64 x 9-Bit FIFO	3351	F
	4030/4060	4096 x 1-Bit Dynamic RAM	4096	F
4033	1024 x 1-Bit Static RAM	2102	P	
Western Digital	1502	40 x 9-Bit FIFO	3351	F
AMI	3514	512 x 8-Bit ROM	3515	P
	4006/8/9	1024 x 1-Bit Dynamic RAM	2102	F
	1998	Digital Clock Chip	3817	P

*F = Functional Equivalent
P = Pin-for-Pin Equivalent



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
ROMs AND PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9



CHAPTER 4

- Impact of Process Technology on Bipolar Memory Characteristics
- Memory Cell
- Input Characteristics
- Output Characteristics
- Timing Parameters
- Read Mode
- Write Mode
- Reliability
- References

Chapter 4

GENERAL CHARACTERISTICS

IMPACT OF PROCESS TECHNOLOGY ON BIPOLAR MEMORY CHARACTERISTICS

Perhaps the most important characteristics of a memory chip are the number of bits, the speed capability, the power dissipation and the capability of being produced economically. In early bipolar memory chips, the number of bits was severely restricted by both chip area, for economical production, and by the power required to operate at usable speeds. These restrictions were eased dramatically by the Isoplanar (I, II) processes, developed by Fairchild and announced in 1971. A 1K TTL RAM, not even practical with conventional processes at that time, was introduced in 1972. Its physical size has been reduced 50% through continued development, as indicated in *Figure 4-1*. Performance has also been improved, since the address access time has been cut in half.

Figure 4-2 compares a conventional Planar* transistor with Isoplanar and Isoplanar II transistors. The Isoplanar process substitutes thermally grown oxide for the p-type diffusions that isolate active elements of conventional bipolar devices. Notice that the oxide eliminates the base-to-isolation separation required in the conventional transistor, and also allows the base and collector contact openings to abut the isolation. The area is cut in half and the reduction in parasitic capacitance reduces propagation delays.




Fig. 4-1. 1K TTL RAM Die Size Evolution




Fig. 4-2. Comparison of Geometries of Integrated Circuit Transistors using Conventional Planar* Diffused Isolation, Isoplanar Technology, and Isoplanar II Technology

*Planar is a Fairchild patented process.

Further advances led to the Isoplanar II process, which cut the transistor area by half again and reduced parasitic capacitance even further. Isoplanar transistors have a gain-bandwidth of 5 GHz, as shown in *Figure 4-3*, which represents a factor-of-three improvement.

MEMORY CELL

Memory cell design is based on a simple cross-coupled latch, as shown in *Figure 4-4*. In the standby condition, *i.e.*, cell not addressed or chip not selected, the voltage drop across the resistors is less than a junction voltage and the diodes do not conduct. Only a few tens of microamperes flow and thus the standby power is very low. When a cell is selected, however, the diodes conduct and provide extra current to help charge stray capacitance and thus reduce propagation delays. This method of power focusing keeps the overall dissipation low and the performance high by using power only where it is needed.

The impact of Isoplanar and Isoplanar II on cell size, illustrated in *Figure 4-5*, has been even greater than on chip size. More recent developments demonstrate even greater reductions. In the 93481 4K Dynamic RAM⁴, for example, the cell size is only 1 square mil. *Figure 4-6* shows this cell schematically and in cross-section. The design uses Isoplanar integrated injection logic (I³L)TM technology, which opens up new vistas for innovative designs.




Fig. 4-3. Cutoff Frequency of Isoplanar II Transistors




Fig. 4-4. Typical Memory Cell






Fig. 4-5. Cell Size Evolution



a) Cell Circuit



b) Device Structure

Fig. 4-6. $1B1M$ Cell used on 93481 4K RAM




Fig. 4-7. Input TTL-to-ECL Translator




Fig. 4-8. Translator Input Characteristic Showing Threshold Break

INPUT CHARACTERISTICS

The decoding logic of bipolar memories uses ECL circuitry since this eliminates any need for gold doping to control storage time, while the relatively small voltage swing of ECL enhances the delay-power product. TTL memories use a TTL-to-ECL converter such as that shown in *Figure 4-7*. When the input signal is LOW, Q2 conducts the current from the current source transistor Q3. As the input signal rises through the 1.5 V level, Q1 collector voltage goes LOW. As the input signal goes through this transition region, there is a slight break in the input current-voltage characteristic, as shown in *Figure 4-8*. This change represents the base current required by Q1 as it turns on. This base current is a fixed amount since Q1 emitter current is fixed by Q3 and R2. Thus as the input voltage continues to rise above this transition region, the input I-V characteristic again has the slope of R1. As the input signal rises above 2.1 V, current from R1 is diverted away from D2; it starts flowing through D3 and the diode string that supplies the bias voltage for Q2 base. Those accustomed to TTL characteristics should note that the point where the input current goes to zero is not the threshold; rather, the threshold is identified by the slight break in the I-V characteristic. A clamping diode is provided on each input to limit undershoot and ringing. It is intended only for transient currents and should not be used for steady-state clamping.

OUTPUT CHARACTERISTICS

The ECL memories have emitter-follower outputs with the same characteristics as ECL logic circuits. To simplify data bussing, no pull-down resistors are used on the chip. TTL memories have either an open collector output or a 3-state output. *Figure 4-9* is a partial schematic of a 3-state output. The Q6 – Q7 Darlington provides the pull-up function for the HIGH state, while Q8 is the pull-down transistor, with Q5 providing current gain. Diode D1 clamps Q8 out of saturation. On some of the later designs, a Schottky diode is used for clamping. The pull-up and pull-down circuits are driven from the complementary outputs of the Q3-Q4 current switch, which in turn is driven by signals from the sense amplifier. In the non-selected mode, the logic of the sense amplifier turns off the pull-down transistor. To achieve the high impedance condition of the 3-state outputs the pull-up circuit is turned off by the Q1-Q2 current switch, which in turn is activated by signals derived from the Chip Select and Write Enable logic.

Diode D2 limits overshoot and ringing, and also protects Q8 from any overvoltage condition on the bus lines. An external pull-up resistor is required for the open collector output to establish the HIGH state voltage. The minimum load resistor value is determined by the current-sinking capability of the output. The maximum value is determined by the leakage currents of OR-wired outputs as well as driven inputs, which must be supplied to hold the outputs at V_{OH} . The upper and lower limits on the pull-up resistor are determined by the following equation.

$$\frac{V_{CC(\min)}}{I_{OL} - FO (1.6)} \leq R_L \leq \frac{V_{CC(\min)} - V_{OH}}{n (I_{CEX}) + FO (0.04)}$$

R_L is in $k\Omega$

n = number of wired-OR outputs tied together

FO = number of TTL Unit Loads (UL) driven

I_{CEX} = Memory Output Leakage Current

V_{OH} = Required Output HIGH Level at Output Node

I_{OL} = Output LOW Current




Fig. 4-9. 3-State Output and Simplified Drive Circuitry

Note that the worst-case ac parameter limits shown in the data sheets apply over the recommended operating temperature and supply voltage ranges for the various devices.

Access times of bipolar memories have proven to be quite insensitive to the pattern of stored information. Extensive investigation has shown that variations, if any, in the access time of a particular cell are related only to the status of surrounding cells or to the status of cells in the same row or column. These relationships, which were predictable, can be appreciated by considering the symbolic representations of *Figures 4-10* and *4-11*. In *Figure 4-10*, the central cell abuts eight others and there is always a possibility of crosstalk due to a random defect. The access time of a particular cell can be influenced by cells in the same row or column because of loading effects on the common drivers (see *Figure 4-11*).

From these investigations, there have evolved some very effective ac test patterns in which the access time of each cell is tested as a function of the status of cells in the same row and column and the adjacent corner cells. For an n -bit memory the number of tests is $2n\sqrt{n}$. This method has proven to be fully as effective at detecting out-of-tolerance conditions as the exhaustive method of testing each cell as a function of all other cells in the memory, *i.e.*, N^2 testing, yet consumes an order-of-magnitude less time; this is a very important cost factor in large memories.




Fig. 4-10.




Fig. 4-11.

Read Mode

Output is guaranteed to be valid:

- t_{AA} after last address change
- t_{ACS} after beginning of Chip Select

Output is guaranteed to be inactive (open):

- t_{RCS} after end of Chip Select

WORST CASE MAXIMUM TIMES			
	93410A	93415	F10405
t_{AA}	45 ns	45 ns	15 ns
t_{ACS}	25 ns	35 ns	8 ns
t_{RCS}	25 ns	35 ns	8 ns

TIMING PARAMETERS

Since ROM and PROM parameters are the same as those of a RAM in the Read mode, a discussion of RAM parameters covers all three types. Compared to other technologies (MOS and core) the timing requirements of bipolar RAMs are very simple and can be explained in only a few statements. A RAM can be in either Read or Write mode, determined by the level on the Write Enable input. Usually a LOW level means Write, a HIGH level means Read.

READ MODE

In the Read mode, there are two important system parameters.

- Read Access Time
- Read Recovery Time

Read Access Time

Read Access Time is the time after which RAM data output is guaranteed to be valid. This time is specified as t_{AA} , address access time, and t_{ACS} , chip select access time. When the Address inputs have been stable for the worst-case (longest) value of t_{AA} and Chip Select has been active for the somewhat shorter worst-case value of t_{ACS} , the data outputs are guaranteed to represent the correct information.

Read Recovery Time

After deselect, the RAM outputs require some time to reach the inactive state; this time is called t_{RCS} , chip select recovery time. After the worst-case (longest) value of this time, the outputs are guaranteed to be inactive.


WRITE MODE

In the Write mode (Write Enable active, usually LOW) there are two different and almost independent considerations.

- The information must reliably be written into the addressed location.
- In the process of achieving this, no other locations may be disturbed.

These two considerations put separate constraints on the timing, and obviously both must be met by the system design.

Write Mode



WORST CASE MINIMUM TIMES REQUIRED			
	93410A	93415	F10405
t_W	30 ns	30 ns	8 ns
t_A	40 ns	40 ns	12 ns
t_D	35 ns	35 ns	11 ns
t_{WHD}	5 ns	5 ns	3 ns

Guarantees desired data is written into proper location.

Write Operation

The Write operation occurs during the logic AND condition of Write Enable and Chip Select. Again, Write Enable is usually active LOW and Chip Select is often a multi-input AND gate with some inputs active LOW. This WE-CS condition must last for a minimum length of time, specified as t_W , minimum required write pulse width. It does not matter in which sequence this AND condition is established, whether WE is there first and CS comes later, or vice versa, or whether they arrive or disappear simultaneously. It is the longest value of this minimum required write pulse width that is the critical, worst-case value. Unfortunately, data sheets list it in the Min column.

Backtracking in time from the end of the write pulse, the Address inputs must be stable for t_A and the Data input must be stable for t_D and data must also remain stable for t_{WHD} , data hold time during write, after the end of the write pulse. Obviously the data input may change during the early part of a sufficiently long write pulse. It is the data present during the final t_D of the write pulse that ends up in the addressed cell.


The second important consideration is that no other locations are unintentionally disturbed during the write operation. To guarantee this, the Address inputs must have stabilized t_{WSA} , address write set-up time, before the beginning of the write pulse, and they must remain stable for t_{WHA} , address write hold time after the end of the write pulse. This write pulse is, again, the AND condition of Write Enable and Chip Select.

4

Write Recovery Time

The Write Recovery Time, t_{WR} , is the period during which the outputs remain deactivated after the end of a write pulse. This recovery time is of no consequence to the system designer since it is shorter than, and hidden in, the address access time of the subsequent read operation.

Write Mode




WORST CASE MINIMUM TIMES REQUIRED			
	93410A	93415	F10405
t_{WSA}	10 ns	10 ns	4 ns
t_{WHA}	5 ns	5 ns	3 ns

Guarantees no other location is disturbed.

RELIABILITY


Accelerated stress testing of Fairchild bipolar memories, both ECL and TTL, totaling more than 12 million device hours in mid 1976, has demonstrated a failure rate of 0.29% per 1000 hours at +175°C. Using the Arrhenius⁵⁻⁷ model assuming an activation energy of 1.1 eV (Figure 4-12), this extrapolates to a failure rate of less than 0.001% per 1000 hours at a junction temperature of +100°C. Experience in large main-frame applications is proving that the predicted low failure rates are being achieved in actual system usage.

Reliability testing started with circuits in the solder-seal ceramic package with side-brazed leads. More recently, Fairchild bipolar memories have been qualified in the glass-seal CERDIP and in the plastic DIP packages. Copies of the latest reliability reports are available from your local Fairchild representative or through Bipolar Memory Marketing, MS 20-1050, 464 Ellis Street, Mountain View, CA 94042.




REFERENCES

1. Peltzer, D., Herndon, B., "Isolation Method Shrinks Bipolar Cell for Fast Dense Memories," Electronics, March 1, 1971.
2. Baker, W., Herndon, W., Longo, T. and Peltzer, D., "Oxide Isolation Brings High Density to Production Bipolar Memories," Electronics, March 29, 1973.
3. Dhaka, V., Muschinske, J. and Owens, W., "Subnanosecond Emitter-Coupled Logic Gate Circuit Using Isoplanar II," IEEE Journal of Solid-State Circuits, Vol. SC-8, No. 5, October 1973.
4. Sander, W. and Early, J., "A 4096 x 1 (1³L) Bipolar Dynamic RAM," ISSCC Digest of Papers, Vol. XIX, 1976.
5. Thomas, R.E., "When is a Life Test Truly Accelerated." Electronic Design, Jan. 6, 1964.
6. Thomas, R.E., Gorton, H. Clay, "Research Toward a Physics of Aging of Electronic Component Parts," Physics of Failure in Electronics, Vol. 2, RADC Series in Reliability, Air Force.
7. Zierdt, C.H., Jr., "Procurement Specification Techniques for High-Reliability Transistors," Bell Telephone Labs, Allentown, Pennsylvania.



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
ROMs AND PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9



CHAPTER 5

- Memory Organization
- Addressing Techniques
- General Timing Considerations
- Interface
- Micro-Control Storage using Read/Write Memory
- Buffer Memories
- Main Memories
- Conclusion
- Reference

Chapter 5

RANDOM ACCESS MEMORIES

A RAM is an array of latches with a common addressing structure for both reading and writing. A Write Enable input defines the mode of operation. In the Write mode, the information at the Data input is written into the latch selected by the address. In the Read mode, the content of the selected latch is fed to the Data output.

All semiconductor memories have non-destructive readout as opposed to the destructive readout of most magnetic core memories. With the exception of the 93481 ${}^3\text{L}^{\text{TM}}$ element, bipolar RAM operation is static, *i.e.*, the information is stored in bistable transistor cells (latches) and requires no refreshing such as required in some popular MOS RAMs using capacitor storage. Data storage in all semiconductor read/write memories is volatile; data can only be stored as long as power is uninterrupted. In contrast, a ROM offers non-volatile storage; data is retained indefinitely, even when power is shut off.

Bipolar memories are an integral part of a large number of digital equipment designs. From a tenuous beginning of 16 bits per package, bipolar RAMs have advanced to 4K bits per package. Performance figures also show an interesting comparison: the 1K TTL RAM, which has been in volume production for several years, has a typical access time of 30 ns versus 25 ns for the early 16-bit device; typical power consumption is 475 mW versus 250 mW. These remarkable advances are the reasons that bipolar memories are so widely accepted by system designers.

MEMORY ORGANIZATION


Memory subsystems are generally identified by number of words, number of bits and function. For example, a 1024 x 16 RAM is a random access read/write memory containing 1024 words of 16 bits each. Semiconductor memory device organizations follow the same rule. Since the advent of LSI allowing densities of hundreds of gates on a chip, most memory devices contain address decoders, output sensing, and various control and buffer/driver functions in addition to the array of storage cells. High density RAM devices tend to be organized n words by one bit to optimize lead usage (see logic symbols on following pages). ROM devices tend toward n words by four or eight bits to reduce cost of truth table changes.

ADDRESSING TECHNIQUES

Addressing (word selection) in a semiconductor memory subsystem consists of two parts. First, a given device or group of devices must be selected; second, a given location in a device or group of devices must be selected. Device selection may be accomplished by linear select using a binary-to- n decoder feeding the chip select function on n chips, or by coincident select using two binary-to- \sqrt{n} decoders and two chip selects on each device. When n is large, linear select requires excessive hardware. For example, if $n = 64$, linear select requires four 1-of-16 decoders and a 1-of-4 decoder, or nine 1-of-8 decoders; whereas coincident selection can be accomplished with two 1-of-8 decoders with final decoding at the two input chip select gates included on the memory devices. Selection of a given location on a chip is accomplished by connecting the binary address lines directly to the chip. In summary, 64 256 x 1 RAMs in a 16K x 1-bit array using coincident selection requires 14 address lines, as follows: eight connected to 2^0 through 2^7 inputs on all chips (using necessary drivers), three feeding a 1-of-8 decoder to the CS₁ inputs, and three feeding a 1-of-8 decoder connected to the CS₂ inputs.


For maximum control, predictability and flexibility, an address counter should have certain characteristics—fully synchronous counting, synchronous parallel entry, a means of eliminating any ambiguity as to its mode of operation, and capability for synchronous expansion. A few examples are the 9316 and the 9LS161 for TTL; examples for ECL are the F10016 and F10136. System designers should also bear in mind that decoder outputs are subject to spikes when the inputs are changed. This can cause momentarily false Address or Chip Select signals. Memory system timing should allow for the specified maximum propagation delays for the decoders involved.

64-Bit RAM




$t_{AA} = 6.5 \text{ ns typ}$
 $P_D = 500 \text{ mW}$

128-Bit RAM




$t_{AA} = 11 \text{ ns typ}$
 $P_D = 470 \text{ mW}$

256-Bit RAM




$t_{AA} = 18 \text{ ns typ}$
 $P_D = 475 \text{ mW}$

256-Bit RAM




$t_{AA} = 20 \text{ ns typ}$
 $P_D = 360 \text{ mW}$

1K RAM



$t_{AA} = 35/25 \text{ ns typ}$
 $P_D = 475 \text{ mW}$


1K RAM



$t_{AA} = 20 \text{ ns typ}$
 $P_D = 500 \text{ mW}$


RAM Logic Symbols

576-Bit RAM




t_{AA} = 30 ns typ
P_D = 725 mW

256-Bit RAM




t_{AA} = 45/35 ns typ
P_D = 450 mW

256-Bit RAM




t_{AA} = 45/40 ns typ
P_D = 475 mW

256-Bit RAM



t_{AA} = 40 ns typ
P_D = 275 mW


256-Bit RAM



t_{AA} = 35/30 ns typ
P_D = 475 mW


RAM Logic Symbols

256-Bit RAM




$t_{AA} = 45 \text{ ns typ}$
 $P_D = 275 \text{ mW}$

1K RAM




$t_{AA} = 45 \text{ ns typ}$
 $P_D = 250 \text{ mW}$

1K RAM




$t_{AA} = 45 \text{ ns typ}$
 $P_D = 250 \text{ mW}$

1K RAM



$t_{AA} = 30/25 \text{ ns typ}$
 $P_D = 475 \text{ mW}$


1K RAM



$t_{AA} = 35 \text{ ns typ}$
 $P_D = 200 \text{ mW}$


RAM Logic Symbols

1K RAM




$t_{AA} = 30/25 \text{ ns typ}$
 $P_D = 475 \text{ mW}$

1K RAM




$t_{AA} = 35 \text{ ns typ}$
 $P_D = 200 \text{ mW}$

4K RAM



$t_{AA} = 55 \text{ ns typ}$
 $P_D = 750 \text{ mW}$

4K RAM



$t_{AA} = 90 \text{ ns typ}$
 $P_D = 350 \text{ mW (Active)}$
 50 mW (Standby)

RAM Logic Symbols

GENERAL TIMING CONSIDERATIONS

The various ac characteristics of memory chips are discussed in the preceding section. These delays, set-up times and hold times must be combined with those of the other logic elements of a memory system to determine the limitations on the basic timing signals. The scratchpad memory shown in *Figure 5-1* offers a simple example for discussion. For the sake of simplicity all of the elements are shown as blocks. Also, in this form, elements from any circuit family can be assumed.

For this discussion, elements of the F10K ECL family are assumed. *Table 5-1* identifies the circuits and lists only the ac parameters that are pertinent to the worst-case timing limits to be explored. The signals in *Figure 5-1* are shown in the timing diagram of *Figure 5-2*, except for the parallel data inputs and mode control signals for the address counter. These are assumed to be in the desired state at time zero. The signals in *Figure 5-2* are listed in the order of occurrence, and the indicated numerical values are cumulative from time zero.




Fig. 5-1. Block Diagram of 64 x 4 ECL Scratchpad Memory

FUNCTIONAL ELEMENT		THROUGHPUT DELAY, ns		SET-UP/HOLD TIMES, ns	
		$t_p(\min)$	$t_p(\max)$	$t_s(\max)$	$t_h(\max)$
ADDRESS COUNTER	F10136 HEXADECIMAL	1.3	2.9	—	—
CHIP SELECT DECODER	F10101 QUAD OR/NOR GATE	1.0	2.9	—	—
DATA OUTPUT LATCHES	F10153 QUAD LATCH	1.0	5.4	2.5	1.5
MEMORY CHIPS	F10145A 16 x 4 RAM	ACCESS TIMES			
READ MODE:	Address Access	$t_{AA}(\min)$ 4.5	$t_{AA}(\max)$ 9.0		
	Chip Select Access	$t_{ACS}(\min)$ 3.0	$t_{ACS}(\max)$ 6.0		
WRITE MODE:	Address Set-up/Hold			t_{WSA} 3.5	t_{WHA} 1.0
	Chip Select Set-up/Hold			t_{WCS} 0.5	t_{WHCS} 0.5
	Data Set-up*/Hold (*for 4 ns write pulse, t_W)			t_{WSD} 4.5	t_{WHD} -1.0

Table 5-1. Worst-case Parameters for 64 x 4 ECL Scratchpad




Fig. 5-2. Timing Limitations for 64 x 4 Scratchpad

One important assumption is that the Address Clock, the Latch Enable and, in the Write mode, the Write Enable all have the same waveform. This infers that all three signals are derived from the same basic function, which is perhaps the least complicated approach. This commonality also means that factors from both the Read and Write modes play a part in shaping this basic function. These factors become evident by following through the cycles in the timing diagram.

In the Read mode a new address appears at 1.3 to 2.9 ns, corresponding to the delay limits of the F10136 counter. The F10101 gate delay is between 1.0 and 2.9 ns, which thus makes the net Chip Select delay between 2.3 and 5.8 ns. The earliest time that new data can appear is 5.8 ns, determined by the minimum address counter delay plus the minimum address access time of the memory chips. The latest time for new data to appear is also determined by the counter and the address access, amounting to a total of 11.9 ns. The F10153 latch is transparent when the Enable is LOW; it is latched when the Enable goes HIGH. The latch has a maximum set-up time of 2.5 ns from Data to Enable, which means that the Latch Enable signal can go HIGH no earlier than 14.4 ns. Thus, under the commonality assumption, the cycle time can be no less than 14.4 ns for either Read or Write, since the Address Clock and, in the Write mode, the Write Enable go HIGH at that time.

Limitations on the time that the Address Clock/Latch Enable/Write Enable can go LOW are determined in the Write mode, starting from 14.4 ns on the Write Enable and working backwards. The write pulse width requirement of 4 ns means that the Write Enable can go LOW no later than 20.4 ns. The maximum address set-up time (for the F10145A) of 3.5 ns added to the address counter delay of 2.9 ns means that Write Enable must not go LOW before 6.4 ns, to avoid writing into the wrong location. Thus the Address Clock/Latch Enable/Write Enable must go LOW between the times 6.4 and 10.4 ns.

The chart shows that the Data In should be stable no later than 9.9 ns. This is based on the data set-up time of 4.5 ns, which is measured backwards from the end of the write pulse, *i.e.*, from the time Write Enable goes HIGH. It is important to note that on some data sheets the data set-up time is specified with respect to the beginning of the write pulse. In these cases, adding the specified minimum set-up time to the specified minimum write pulse duration will give the correct figure to use for minimum Data In set-up time with respect to the end of the write pulse, regardless of how long the write pulse duration might be in a given application. In this regard the memory behaves like any D-type latch, wherein the D input can change randomly except for a certain period of time (the set-up time) preceding the active edge of the enable.

Referring again to the timing diagram, if the write pulse starts at 6.4 ns the Data In must still be stable from 9.9 ns onward. Note in *Table 5-1* that the data hold time is -1.0 ns, meaning that the data can change 1 ns before the end of the write pulse without affecting the reliability of the Write operation. Accordingly, the timing diagram shows that Data In can change any time after 13.4 ns.

Notice in the Read mode that the data out of the latches is assuredly stable after 17.3 ns. Thus if the basic cycle time is 14.4 ns, this data can be sampled after 2.9 ns of the next cycle. Further, this data remains stable until the Latch Enable next goes LOW, plus 1.0 ns.

At the expense of more complex timing signal generation, shaping the Address Clock, Latch Enable and Write Enable separately can allow faster operation. For example, the second positive-going edge of the Address Clock can occur at 10.6 ns rather than 14.4 ns. The address counter output would then change no sooner than at 11.9 ns, with the Chip Select following no sooner than at 12.9 ns. The minimum delay from Chip Select to Data Out of a memory chip is 3.0 ns. Thus the Data Out could change no sooner than at 15.9 ns, which agrees with the timing requirement shown in *Figure 5-2*. Thus the opportunity exists to reduce the read cycle time by 3.8 ns by offsetting the Latch Enable with respect to the Address Clock. Similarly, in the write mode the Write Enable pulse can begin (go LOW) at 6.4 ns and end at 10.6 ns, which would make the Write Enable coincide with the revised Address Clock. These modifications would naturally have an effect on the timing requirements of the Data In signals and on the sampling window at the latch outputs.

INTERFACE

In most bipolar-memory applications, the devices are combined with other TTL or ECL logic elements into a subsystem such as a CPU buffer controller or other function. The memory device interface is at standard logic levels, and the additional hardware required is usually limited to pull up resistors at the outputs of most TTL memories, and load resistors or termination resistors for the ECL memories.

In some cases, the application may require location of the memory several feet or more away from the other functions in the subsystem. The general subject of data transmission and the effects of cable length and bandwidth on maximum data rates is discussed in the Fairchild Interface Handbook, which also discusses interface elements for TTL. Line drivers and receivers for ECL are discussed in the Fairchild ECL Handbook and subsequent data sheets.

MICRO-CONTROL STORAGE USING READ/WRITE MEMORY

Early in semiconductor memory development, a significant amount of attention was devoted to Read-only memories for micro-control storage. In many cases, difficulties were encountered in developing firmware for new machines. These difficulties involved turnaround time of weeks and months in making firmware changes, with costs ranging from tens to thousands of dollars per change. One solution to these problems is to use RAMs for micro-control storage. Firmware may then be changed almost instantaneously, thus greatly accelerating the development program and eliminating cost and downtime for pattern changes. If desired, conversion from RAM to ROM can be made at the preproduction phase. Availability of 1024-bit bipolar RAMs such as the 93415 and 10415 has prompted designers to consider this approach.

BUFFER MEMORIES

Buffer memories are small to medium memories inserted between I/O interfaces and CPU, between main memory and CPU, or at other locations where fast intermediate storage is required. The availability of 256 and 1024-bit RAM devices has resulted in many bipolar buffer memory designs.

MAIN MEMORIES

Main memories vary from 4K to 16K bits in minicomputers up to 256K or more words in large mainframes. Before the availability of bipolar 1024 RAMs, system designers were limited to low-cost core with 1 to 2 μ s access, expensive core with 400 ns to 1 μ s, or MOS with > 200 ns access. Some n-channel MOS products offer faster access time. Present bipolar RAM technology allows implementing large main memories with 50 to 80 ns worst case maximum access times for the subsystem. A Read-Modify-Write cycle of less than 100 ns is possible.

Typical Applications

Word Expansion


The 93410 may be used in memories requiring expansion of both the number of words and number of bits. A 512 x 2 array and the necessary signal interconnects for accomplishing expansion is shown in *Figure 5-3*. The number of words may be expanded to 4096 by using only one 9321 dual 1-of-4 decoder.

256-Word by 8-Bit Buffer Memory System


A 256-word by 8-bit buffer memory based on the 93410 is shown in *Figure 5-4*. Input and output data latches and a modulo 256 address counter may be implemented with MSI devices such as the 9308 quad latch and 9316 binary counter.

Last In/First Out (LIFO) Push-Down Stack Memory

A Last In/First Out (LIFO) push-down stack memory, 254 words deep by 4-bits wide, is shown in *Figure 5-5*. This synchronous memory system accepts data on four parallel inputs ($I_0 - I_3$) and, controlled by two independent inputs (Read and Write), presents the "youngest" word that has not yet been read on the four outputs ($Q_0 - Q_3$). It also provides status information on four outputs: Full, Almost Full, Empty, Almost Empty.



a. 512-Word by 2-Bit Array



b. 4096-Word Memory Plane

Fig. 5-3. Word Expansion





Fig. 5-4. 256 Word by 8-Bit Buffer Memory System

	A0	A1	A2	A3	A4	A5	A6	A7
Write	0	1	0	0	0	0	0	0
Read	1	0	0	0	0	0	0	1
Almost Empty	0	0	0	0	0	0	0	0
Empty	1	0	0	0	0	0	0	1
Almost Full	0	0	0	0	0	0	0	1
Full	1	0	0	0	0	0	0	1



CONTROL OUTPUTS
 EMPTY DOWN/READ
 ALMOST EMPTY DOWN/READ
 ALMOST FULL
 FULL DOWN/WRITE

Fig. 5-5. LIFO Push-Down Stack Memory

Operation is synchronous and edge-triggered on Data as well as Control inputs. It depends on the state of the $I_0 - I_3$, Read and Write inputs, and a setup time (≈ 30 ns) before the rising edge of the clock that should not exceed 15 MHz at 50% duty cycle.

There are four different modes of operation:

$\overline{W} \bullet \overline{R}$ = Write – 1 is shifted into Q, the old information in Q is shifted into R, the address counter is incremented, and on the next clock Low period, the content of R is written into the new memory location.

$\overline{W} \bullet R$ = Read – Data in the wired-OR D is shifted into Q, the information in R is maintained, the address counter is decremented. If the previous clock cycle had executed a Write instruction, then D is controlled by the register R. If the previous clock cycle had been one of the other three modes, then D is controlled by the memory.

$W \bullet R$ = Read and Write Simultaneously – Input data is shifted into Q; register R and address counter are maintained.

$\overline{W} \bullet \overline{R}$ = Do Nothing – No change.

The control outputs allow normal computer "handshaking", and also supply a warning signal one operation in advance.

The synchronous up/down address counter is built as a shift register counter. This is both faster and more economical than using 9366 binary counters. The non-binary count sequence is no drawback in this application, and the sacrifice of two of the 256 states is insignificant.

Bipolar RAM Design Example

The best way to illustrate the ease of design and other advantages of bipolar static RAMs is to give a design example. It is assumed that the designer needs a modular rack-mounted system to cover a broad range of applications. Since all parts of the system—components, architecture, packaging, modularity, testing, etc.—are closely interrelated, they have equal importance and must all be considered. Consequently, for this design, the packaging for example assumes the same importance as the circuit considerations. No part of the design should be treated separately.

Memory Modularity

Basic Memory Cards: (Figure 5-6)

One with 8K words and 8 or 9 bits, *i.e.*, one design with last row not inserted, for 8 bits.

One with 4K words and 8 or 9 bits, *i.e.*, one 8K design may be used with 93L415s for 4K words not inserted and for 8 bits, one row is not inserted.

Basic Memory Module: (Figure 5-7)

- One memory card (basic)
- One address drive card
- One base
- Power
- Card cage (rack mount)

Expanded Memory Module: (Figure 5-7)

- Modular from one to eight memory cards
- One address drive card
- One base
- Power
- Cables
- Card cage (rack mount)

WORDS/BYTES	WORDS/BITS	CARDS/MODULE	WORDS/BYTES	WORDS/BITS	NO. MODULES
4K x 8/9	4K x 8/9	1/2	64K x 8/9	8K x 16/72	1
-----	4K x 16/18	1	128K x 8/9	16K x 16/72	2
8K x 8/9	8K x 8/9	1	192K x 8/9	24K x 16/72	3
16K x 8/9	8K x 16/18	2	256K x 8/9	32K x 16/72	4
24K x 8/9	8K x 24/27	3	320K x 8/9	40K x 16/72	5
32K x 8/9	8K x 32/36	4	384K x 8/9	48K x 16/72	6
40K x 8/9	8K x 40/45	5	448K x 8/9	56K x 16/72	7
48K x 8/9	8K x 48/54	6	512K x 8/9	64K x 16/72	8
56K x 8/9	8K x 56/63	7			
64K x 8/9	8K x 64/72	8			

Memory Size Range Using Multiple Cards in One Module

Memory Size Range Using Multiple Modules




Fig. 5-6. Memory Board Component Layout




Fig. 5-7. Physical Layout for a Bipolar Memory Module

Packaging System

Memory and Address Boards: Two-sided printed circuit boards with plated holes.

Base: A two-sided printed circuit board.

Memory Board Connectors: Conventional pc board connectors which permit wire wrap on the back side. All memory address and control interconnections are directly on the base.

Byte-oriented systems: All wiring on the base; no wire wrap needed.

Word-oriented systems: The address and control lines remain on the base. The data input and data output cables to the computer are brought directly to the pins on the respective memory cards.

Power Distribution: Power conducted along the base and distributed to pins on each pc card. Power distribution bars for ground and the one voltage, +5 V, augment the copper on the base pc board.

Cooling: Forced air cooling, 400 or more feet per minute flowing between the cards. Stacks of memories up to four deep require about 500 feet per minute.

Card Cage: Available standard catalog-item card guides.

The Basic Memory Card

Figure 5-6 shows the layout of the components on the basic memory card. The contact pins are located on the left. The resistors terminating the input data cables from the computer are in the first component column. Next is a column of ICs with the following functions.

ITEM	NO. PACKAGES	SIGNALS	FIGURE	FUNCTION
9S04	2	A ₀ - A ₉ WE	5-8 5-10	Drive In
93S157	1	DOUT1 - DOUT3	5-12	Output Latches
9S04	1	Data Strobe DIN1 - DIN3	5-12 5-11	Drive In
9S05	1	DOUT1 - DOUT3	5-12	Drive Out
93S157	1	DOUT4 - DOUT6	5-12	Output Latches
9S04	1	DIN4 - DIN9	5-11	Drive In
9S05	1	DOUT4 - DOUT9	5-12	Drive Out
93S157	1	DOUT7 - DOUT9	5-12	Output Latches

IC Column 1

ROW	ITEM	SIGNAL COL. 2	SIGNAL COL. 3	FIGURE
Top	9S04	WE	A ₁	} 5-8 5-10 5-13
		A ₀	A ₃	
		A ₂	A ₅	
		A ₄	A ₇	
		A ₆	A ₉	
		A ₈	..	
		
Bit 1	93L415	0-1K	1K-2K	5-13
Bit 2	93L415	0-1K	1K-2K	
Bit 3	93L415	0-1K	1K-2K	
Bit 4	93L415	0-1K	1K-2K	
Bit 5	93L415	0-1K	1K-2K	
Bit 6	93L415	0-1K	1K-2K	
Bit 7	93L415	0-1K	1K-2K	
Bit 8	93L415	0-1K	1K-2K	
Bit 9	93L415	0-1K	1K-2K	

IC Columns 2 and 3

The memory columns are organized in pairs. The 9S04 inverters are used at the top to give fan-out drive to each pair of columns. The schematic of this drive/fan-out is illustrated in *Figures 5-8* and *5-10*. Since there are six inverters per package and eleven lines to be driven, *i.e.*, A₀ through A₉ plus WE, two 9S04 hex inverter packages are sufficient. The input characteristics of the 93L415 1024-bit RAM are such that two columns represent only 4.1 unit loads for the 18 inputs. The four inverters represent 5 unit loads to the driver.

The same arrangement is used to provide four column pairs. The additional pairs implement memory words as follows:

- Pair #2: 2K-3K and 3K-4K
- Pair #3: 4K-5K and 5K-6K
- Pair #4: 6K-7K and 7K-8K

A 93S138 1-of-8 decoder, located under column 4 of the array, performs the address selection to choose the column representing 1K of the possible 8K words of memory. As illustrated in *Figure 5-9*, the decoder drives each column separately to control chip selection. Addresses A₁₀, A₁₁, and A₁₂ as well as E₁, *i.e.*, memory select, are the inputs controlling the decoder.

When arranged this way, all lines on the memory board are short enough so that terminating resistors and controlled impedance lines are unnecessary. The longest line running from the address drive to the last column is approximately eight inches. The vertical lines driving the array start at row 1, split into a "U" shape and drive two columns with branches about five inches long. The 1-of-8 decoder drive lines vary from five to eight inches long. TTL and ECL systems operate satisfactorily in this type of packaging environment.

Memory Module Packaging

Figure 5-7 shows one possible layout for a memory module. The base on the left is used to connect the address card with one to eight memory cards. For byte-oriented systems, the cables to other equipment are connected to the base at one end. The cable termination and fan-out drive circuits are contained on the address and drive board. For word-oriented systems, the address and control lines are routed to one end of the base and through the address board to drive the memory cards. However, due to the large number of cables involved, the data input and data output lines should be attached, *i.e.*, wire wrap or other means, directly to the data input and output pins of each memory card. The cards are designed so that termination for data input is on the memory board (*Figure 5-11*) and sufficient drive is provided on the output (*Figure 5-12*). A pair of resistors to +V_{CC} and ground should be used to terminate the data output lines within the receiving equipment.




Fig. 5-8. Address Selection for Bits Within a 1024 RAM




Fig. 5-9. Address Selection Groups of 1024 RAMs




Fig. 5-10. Read/Write Selection




Fig. 5-11. Data Input System




Fig. 5-12. Data Output System




Fig. 5-13. 93S157 as a Pass Through Latch for Data Output System

*100 Ω terminating resistors to ground are assumed on each input

ITEM	*SIGNAL	FIGURE
9S04	A ₀	5-8
	A ₁	
	A ₂	
	A ₃	
	A ₄	
	A ₅	
9S04	A ₆	5-8
	A ₇	
	A ₈	
	A ₉	
9S04	WE	5-10
	WE	
9S04	A ₁₀	5-9
	A ₁₁	
	A ₁₂	
	E ₁	
	DS	

Address Board Components

For tightly packaged systems where the other logic is adjacent to the memory, omit the address card and include the required signal drive and inverters as part of the computer. The memory card design provides great flexibility for integration into other systems. Normal TTL circuit rules apply.

Address Board

The address board is a very simple two-layer pc board. It receives the address and control signals from the equipment attached to the memory and provides the necessary fan-out drive. The inversion function is also performed if required. There are few components and pin connections on the address board. In tightly coupled systems, it may be omitted and the required circuits can be part of the other equipment. In this case, it may be necessary to provide circuits that can drive 10 unit loads plus a terminating resistor mounted on the base opposite the input cable end. When using an address board, the longest output line is less than nine inches so no terminating resistors are needed within the memory for a TTL design.

Memory Board Circuits and Layouts

Figures 5-8 through 5-12 are combination circuit and pseudo-physical routing schematics. Figure 5-8 through 5-10 illustrate (on the upper left side) the circuits that can be either on an address board or in attached equipment. The base lines for plugging in the eight memory boards are illustrated across the top. An example memory board circuit/routing schematic is shown in each figure along with the relationships of bits and words in the rows and columns. Refer to Figure 5-6 for the memory board layout. The ICs include Schottky TTL types 9S04, 9S05, 93S138, 93S157, and the TTL 1K RAM 93L415. The faster higher powered 93415 or 93415A can be substituted without any electrical design or layout changes. The power supply must be increased and more cooling provided; also memory timing pulses must be adjusted to take advantage of these faster parts.

Figure 5-11 illustrates the data input system. If the cables for word-oriented systems come directly to the memory card, the 100 Ω terminating resistors are used. In byte-oriented systems, these resistors are omitted. The drive circuits for byte-oriented systems may be located either on the address drive board or in the attached equipment. If sufficient fan-out drive is supplied from the equipment and long cables are used, a terminating resistor is placed at the far end of the base.

The data output system is shown in Figure 5-12. The 93L415 outputs for each bit are connected together and run to the I_{1x} pin of a 93S157 multiplexer. The multiplexer is connected to provide a pass through latch as shown in Figure 5-13 to permit rapid data access, long data hold time, and to minimize strobe skew. 9S05 drivers with open collectors are provided for output drive so the various bits in a byte-oriented memory can be OR-tied together. A resistor network as illustrated in Figure 5-12 is placed at the receiving end of the output data cables.

Some Interconnection Hints

The dual-in-line package is designed with space to run one pc board conductor between pins. Two-layer printed circuit boards provide for running horizontal connections on the back and vertical connections on the front. This and the regularity of connections in a memory array allow very tight packaging. IC spacing on the memory board can be on a pitch of one inch horizontally and one-half inch vertically, which is a common industry practice.

Interconnections are made using straightforward simple wire routings on two-layer boards. *Figure 5-14* presents part of the actual layout showing three columns of the array. The connections to the 9S04 address drive are at the top. Ground and +V_{CC} trees are also illustrated; note that one ground and one +V_{CC} line go between each column. It is important that the designer run one line horizontally across the board and attach it through plated holes to +V_{CC} at every other package row. This forms a screen or mesh for power distribution. A similar arrangement should be used for ground.

The vertical lines are routed to pin rows of the DIPs. This provides address, Read/Write and chip selection on the front side of the pc board. The data input and output lines are on the back side along with the V_{CC} and ground cross connections. Appropriate capacitors should be placed between V_{CC} and ground for about every four packages. Normal TTL design rules apply.

Performance Characteristics

The chart below and *Figure 5-15* summarize the performance that can be expected from a system using Schottky TTL parts and 90-ns 93L415 1K RAMs. The power dissipation is calculated for worst-case conditions for the Schottky parts and for typical dissipation on the memory parts. This is reasonable, since so many memory parts are used, the averages apply. The timing calculations are made using 2 ns/foot delays for signals on conductors and worst-case Schottky values. The Read and Write cycle times for the 93L415 are assumed to be 90 ns for the example calculations; however the user may specify shorter access times at added cost. To adjust the times shown, a designer may add the nanosecond differences for maximum RAM times or subtract the differences if he uses faster parts. Pipelining effect through the memory system logic is not included; if it is, the cycle times can be reduced a few nanoseconds.




Fig. 5-14. Memory Column Interconnection System




Fig. 5-15. Timing Example for 93L415 Memory

Minor adjustments in timing may have to be made to accommodate a specific design. Layout dimensions and the minimum and maximum times established for all components will affect the system delays. The time values used in this example take line-length delays and circuit skews into account with appropriate allowance for margins.



CONCLUSION

Smaller die size, increased yields and economical packaging have reduced bipolar 1K RAM costs to the point where bipolar memories have become attractive for some applications reserved, in the past, for slower, lower cost MOS memories. Instead of emphasizing the cost per bit, the designer should look at the total memory system cost and inherent device characteristics when choosing a RAM for a specific application. The chief advantages of bipolar RAMs are outlined below.


- Simple design, construction, testing and field maintenance features of static bipolar TTL memories mean lower total system-lifetime hardware costs.
- Fast static memories greatly ease system interrupt and software storage and access problems as well as enhance system throughput, thus providing system lifetime savings.

REFERENCE

Rice, R., Green, F. and Sander, W., "Design Considerations Leading to the ILLIAC IV Process Element Memory," IEEE Solid-State Circuits Journal, October 1970.



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
ROMs AND PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9



CHAPTER 6

- Applications
- 4-Bit Comparator
- Hamming Code Generator/Checker/Corrector
- Encoder/Decoder
- 8-Bit Binary to 3-Digit Decimal Display Decoder
- Programmed Logic Controller
- Address and Word Expansion
- PROM Programming
- Power Switching
- PROM Marking
- References
- 93454/93464 Data Card Format
- Customer Coding Form
- 93454/93464 Address Scheme
- 1K/2K/4K-Bit TTL ROM and PROM Customer Coding Form
- 4K/8K-Bit TTL ROM and PROM Customer Coding Form

Chapter 6

READ ONLY MEMORIES

A Read-Only Memory is a random access memory in which the stored information is fixed and non-volatile. By convention, a semiconductor ROM is a circuit whose stored information is fixed by a masking operation during wafer processing, whereas a PROM is one whose contents are uniquely determined after processing and packaging. A ROM is best suited for systems produced in large volume, where the tooling charge for a unique mask is relatively small on a per-unit basis and is often counterbalanced by the economies of batch processing. PROMs are the best choice in low volume production, in systems having a limited useful life, in short procurement cycle situations and for applications wherein some degree of system tailoring is required for each installation. For developmental and prototype work, wherein design changes are normal occurrences and short turn-around times are essential, PROMs are an obvious choice.

Bipolar ROMs and PROMs offer access times in the 25–50 ns range for TTL and 15–20 ns for ECL, which represent an order of magnitude improvement over equivalent MOS circuits. Historically, MOS ROMs and PROMs have offered greater bit densities than have bipolar circuits. More recently, however, technological advances have placed bipolar densities between those of PMOS and silicon gate NMOS; continuing development promises to narrow the gap even further.

Certain types of MOS PROMs (EPROMs) can be completely erased and reprogrammed but bipolar PROMs cannot. Fairchild bipolar PROMs are manufactured with all bits in the HIGH state. As indicated in *Figure 6-1*, changing a bit from HIGH to LOW consists of steering an applied current from the pertinent output back to the intersection of the word and bit lines for the addressed cell. The current causes the fuse to open, and thus a bit that has been changed to the LOW state cannot be changed back to the HIGH state. Fairchild bipolar PROMs use nichrome fuses, since this material has a long history of usage in microelectronics¹⁻⁴ and a great deal of experience has been gained. The fuse has a notch in the middle to concentrate the energy and assure a wide, clean break.





Fig. 6-1. Programming Current Path

Fairchild offers a broad range of ROMs and PROMs, as indicated in the Selection Guide. Logic diagrams for the bipolar circuits are shown in *Figure 6-2*. Each basic TTL type is available with open-collector outputs or with 3-state outputs. ECL outputs are open emitter. Worst-case specifications for each device type, as listed in the individual data sheets, are guaranteed over the applicable temperature and supply voltage range.



On older data sheets, ROM and PROM outputs were called O_n and were drawn with bubbles to show that the open-collector output pulls LOW and to indicate that an unprogrammed output is HIGH. Since the bars and bubbles are not normally used to convey such a meaning, this publication and all future data sheets describe the outputs as active HIGH, call them O_n and, therefore, show no bubbles. When the terms "0" and "1" are used in coding or describing ROMs and PROMs, positive-true logic is assumed, i.e., a "0" is a LOW and a "1" is a HIGH signal.

APPLICATIONS

ROMs and PROMs are widely used in computers of all sizes. They are finding increased usage in other areas such as peripheral controllers, terminals, instruments and digital controls of all kinds. Specific applications include data and instruction storage in computers, microprogrammed system control storage, look-up and decision tables, and address and priority mapping. Other applications include character/vector generation, encoding/decoding and sequential controllers.

ROMs and PROMs are also finding increased usage as replacements for combinatorial logic, wherein they can replace from two to twenty packages⁵. In this type of service a ROM or PROM is treated as a truth table. For example, a 4K PROM organized as 512 x 8 bits implements the truth table for eight functions of nine variables. As a matter of convenience, the application examples that follow use the PROM part numbers.

4-BIT COMPARATOR

The 93417/93427 1K (256 x 4-bit) memory can readily be used as a 4-bit comparator (*Figure 6-3*). In this example, four of eight address lines are assigned to each of the input variables. Unlike conventional MSI comparators with outputs limited to $A=B$, $A<B$, $A>B$, the four PROM outputs can be programmed for a wide variety of functions. Some of the possible functions are:

- | | |
|-------------------------------|-----------------------------|
| 1. $A + B = n, > n, < n$ | 5. $A \div B = n, > n, < n$ |
| 2. $A - B = n, > n, < n$ | 6. $B \div A = n, > n, < n$ |
| 3. $B - A = n, > n, < n$ | 7. $n < A < m$ |
| 4. $A \times B = n, > n, < n$ | 8. $n < B < m$ |

where n and m can be any number or set of numbers and can be assigned different values for each output.

If a 2K (512 x 4-bit) memory (93436/93446) is used, the function can be programmed for two different values or sets of n and m . The desired value or set can then be selected by the A_8 input.




Fig. 6-3. 4-Bit Comparator

HAMMING CODE GENERATOR/CHECKER/CORRECTOR

A PROM can also be efficiently used as a Hamming code generator/checker/corrector. By adding three additional check bits to a 4-bit code, it is possible to detect and correct a single error. A 1K (256 x 4-bit) PROM can be used to generate the three additional bits and to check and correct the 7-bit code (see *Figure 6-4*).

ENCODER/DECODER

A 512 x 8-bit PROM (93438/93448) is used as an encoder/decoder in another simple application illustrated in *Figure 6-5*. Since the ninth address (A_8) is the Decoder/Encoder Select, both functions can be implemented in a single package. Specific applications include emulation, mapping and code conversion.




Fig. 6-4. Hamming Code Generator and Checker/Corrector




Fig. 6-5. Encoder/Decoder

8-BIT BINARY TO 3-DIGIT DECIMAL DISPLAY DECODER

The popular 8-bit microprocessor has created a demand for 8-bit binary-to-decimal display converters, since a 3-digit number is not only easier to read, interpret, and remember than an 8-bit binary word, but also requires less panel space for read-out. ROMs and PROMs are particularly well suited for such code conversion, but a brute-force textbook design would require a 256 x 10 ROM plus three 7-segment decoder/drivers. The circuit in *Figure 6-6* achieves the same result with only a 256 x 4 PROM, three 7-segment decoder/drivers with input latches (9374) and two gate packages.




Fig. 6-6. 8-Bit Binary to 3-Digit Decimal Display Decoder

The total number of required PROM bits is reduced by excluding the least significant bit from the code conversion ($LSB_{in} \equiv LSB_{out}$) and by generating the three possible values of 'hundreds' information (0, 1, 2), according to the small truth table, by combining the 17 input with one PROM output. This reduces the PROM requirement to $128 \times (3+4+1)$ bits. Since a PROM of this size is not commercially available, a 256×4 PROM can be used in a time multiplexed arrangement with the latches at the decoder inputs for demultiplexing the PROM output information.

PROGRAMMED LOGIC CONTROLLER

This easy-to-understand TTL/MSI oriented design for a small dedicated controller is applicable where a minicomputer would be too expensive and a microcomputer would be too slow, too cumbersome to program or too complicated to understand. This concept uses one or two dozen inexpensive TTL/MSI circuits plus one or two PROMs and can implement practically any control function with up to 16 inputs and up to 50 outputs.

A simple open loop controller, as found in every washing machine, is a good beginning. Here a synchronous motor drives a reduction gear, which in turn drives a drum with programming pins or cams that activate the output switches (Figure 6-7). The electronic equivalent of this pin-drum controller is shown in Figure 6-8 where an oscillator (motor) drives a $\div 256$ counter (gearbox) addressing a PROM (drum) with eight outputs. If the objective were to generate eight arbitrarily changing, completely random outputs, the design would stop here. Fortunately the real world does not usually require outputs that change in a completely random fashion. Rather, the requirement is to be able to activate and hold certain outputs (solenoids, valves, lights, etc.) starting at a certain position in the program, and deactivate them later at a different position. For this purpose the PROM represents an overdemand. It is simple to reduce the number of PROM outputs and/or increase the number of system outputs by using additional inexpensive MSI components.




Fig. 6-7. Simple Open-Loop Controller




Fig. 6-8. Programmable Logic Controller, Open Loop

The PROM outputs can be interpreted as addresses and instructions. As shown in the example of *Figure 6-8*, the first four outputs are an address activating, through a 9311 1-of-16 decoder, any one of up to 16 MSI circuits. The remaining four PROM outputs are used as instructions to the selected MSI circuit. Address 15 activates the first 4-bit register, changing its four outputs to the associated 4-bit instruction code coming out of the PROM. Address 14 selects another 4-bit register while address 13 selects a 9334 8-bit addressable latch. The 4-bit instruction determines which output is to be changed and to what level it is to be changed. For an insignificant increase in cost, the number of outputs has been increased from eight to over 64, with the constraint that only one group can be changed simultaneously.

This is still a very unsophisticated open-loop controller. It can be improved by adding a controlled speed reduction, consisting of a presettable counter (*Figure 6-9*). One instruction can change the instruction rate to any one of 16 values, maintaining it there until it is changed again. The real power of this design is shown, however, when a conditional feedback, or – in programming terms – a conditional jump capability is included (*Figure 6-10*). One of the 16 addresses is used to interrogate the status of eight input lines, and the associated instruction defines which input is to be interrogated and which level is the desired one. The subsequent PROM output is then not interpreted as an address/instruction pair, but rather as a program jump address. If the input under test has the expected level (HIGH or LOW), this jump address is loaded into the program counter and the program continues from this new address. If the input under test does not have the expected level, the jump address is ignored and the program continues without a jump.

Obviously this design can be made even more sophisticated by adding arithmetic capabilities, data memory, address stacks, etc., but carrying this too far would defeat the basic advantage of this design, its simplicity and economy. The advantage of this approach over conventional logic implementation lies in the flexibility that it gives to the circuit designer.

The design of a small control system usually starts with a clear knowledge of the number of outputs and inputs required and their electrical characteristics. But, the exact definition of how the control inputs affect the outputs (under all normal and abnormal circumstances) takes most of the time and leads to most of the usual errors. The classical logic design can only start when the system design is finished, and will require extensive changes if the system design is changed due to mistakes or new requirements.

The programmed controller, however, can be designed, constructed and tested as soon as the required inputs and outputs are defined, essentially simultaneous with the detailed systems design. System design, programming, and circuit design can be done in parallel, significantly reducing turn-around time. System changes can be implemented by changing the PROM, and can be tested and verified in hours instead of weeks.

ADDRESS AND WORD EXPANSION

Many PROM applications require expansion of the word length or the number of words. *Figure 6-11* shows the interconnection of two 256 x 4-bit memories to develop a 256 x 8-bit array. Address expansion is shown in *Figure 6-12*, which illustrates the use of two 256 x 4-bit memories to form a 512 x 4-bit array. A 512 x 6-bit array utilizing three 256 x 4-bit devices is shown in *Figure 6-13*. As a final example of the expansion versatility of PROMs, *Figure 6-14* shows how sixteen 512 x 4-bit memories are interconnected to form a 2048 x 16-bit array.




Fig. 6-9. Programmable Logic Controller, Open Loop, Variable Speed




Fig. 6-10. Programmable Logic Controller, Conditional Jump




Fig. 6-11. Word-Size Expansion, 256 x 8-Bit Array




Fig. 6-12. Address Expansion, 512 x 4-Bit Array




Fig. 6-13. 512 x 6-Bit Array




Fig. 6-14. Combined Word and Address Expansion, 2048 x 16-Bit Array Using 512 x 4-Bit PROMs

PROM PROGRAMMING

Fairchild Isoplanar Schottky TTL PROMs are manufactured with all bits in the HIGH state. Any bit can be programmed LOW by following the procedure below and referring to the specifications in *Table 6-1*. When a programming pulse is applied to a bit (output), current is driven into the circuit as shown in *Figure 6-1*. Due to careful device design, almost all of the energy is delivered to the fuse consisting of a notched nichrome link. Minimal losses to leakage paths and intermediate circuits permit the link to open rapidly with a low-energy programming pulse. This in turn enhances reliability. These nichrome fuses actually program on the rise time of the programming pulse which permits reduction in programming pulse width for high-speed low-energy programming.

Programming Procedure (refer to *Table 6-1*)

1. Apply the proper power, $V_{CC} = 5.0$ V, and ground.
2. Select the word to be programmed by applying the appropriate levels to the Address pins.
3. Select the chip for programming by deselecting it; apply logic "1" (input HIGH) to the active LOW Chip Select input(s) or logic "0" (LOW) to the active HIGH input(s) if present. All PROMs have active LOW CS inputs; only the 93438/93448 have active HIGH CS inputs as well.
4. Apply a 21 V programming pulse to the output associated with the bit to be programmed. The other outputs may be left open or tied to any logic "1" (output HIGH), *i.e.*, 2.4 V to 4.0 V. Note that only one output at a time may be programmed.
5. To verify a LOW in the bit just programmed, remove the programming pulse from the output, lower V_{CC} to 4.4 V, and sense the output after applying a logic LOW to the active LOW Chip Select(s) and a logic HIGH to any active HIGH Chip Select(s).
6. Repeat steps 1–5 as necessary for each bit that requires programming.

Although, for convenience, most programming is done by commercially available programmers, the circuit shown in *Figure 6-15* can be used to sequentially program all bits of a given word for up to an 8-output PROM. Selection of the bit patterns to be programmed is made by the bit switches while the address of the word to be selected is selected by the address switches. The contents of the PROM at the address, defined by the address switches, are displayed on the eight FLV117 LEDs until the program switch is depressed. If a bit is a logic HIGH or the chip is deselected, the associated LED is turned on with current supplied by the 390 Ω resistors. If the content of the PROM is a logic LOW and the PROM is enabled, the

PARAMETER	SYMBOL	MIN	RECOMMENDED VALUE	MAX	UNITS	COMMENTS
Address Input	V_{IH}	2.4	5.0	5.0	V	Do not leave inputs open
	V_{IL}	0	0	0.4	V	
Chip Select	$\overline{CS}_1, \overline{CS}_2$	2.4	5.0	5.0	V	Either or both
	CS_3, CS_4	0	0	0.4	V	
Programming Voltage Pulse	V_{OP}	20	21	21	V	Applied to output to be programmed
Programming Pulse Width	t_{pw}	0.05	0.18	50	ms	
Duty Cycle Programming Pulse			20	20	%	Maximum duty cycle to maintain $T_C < 85^\circ\text{C}$
Programming Pulse Rise Time	t_r	0.5	1.0	3.0	μs	
Number of Required Pulses		1	4	8		
Power Supply Voltage	V_{CC}	4.75	5.0	5.25	V	
Case Temperature	t_c		25	85	$^\circ\text{C}$	
Programming Pulse Current	I_{OP}			100	mA	If pulse generator is used, set current limit to this max value.
Low V_{CC} Read	V_{CC}		4.4	5.0	V	Programming Read Verify

Table 6-1. Programming Specifications

output is logic LOW turning the LEDs off. The 1N4002s isolate the LEDs from the 21 V programming pulse. One-half of a 9024 JK flip-flop is used as a switch debouncer while the other half is the "run" flip-flop. The 9601 is a 10 kHz oscillator. When the program is initiated by depressing the program switch, the first half of the 9024 (switch debouncer) is set and clocks the other half of the 9024 ("run" flip-flop) to the "run" state. This enables the pulse and bit counters to operate and enables the PROM for programming. The pulse counter is preset to 5 to provide the 20% duty factor and the bit counter is preset to 8. To avoid overlap problems between the programming pulse, the chip enable and the scan, the bit counter advances when the pulse counter goes from state 3 to state 4. The bit to be programmed is decoded by the 9301 and wired-OR with the bit switch. The OR gate is a high-voltage driver supplying the drive to the programming transistors. When the last bit has been programmed, the counter presets itself and resets the "run" flip-flop. The programming sequence is now complete for the selected word.

It is often convenient to program PROMs mounted on a circuit board in wired-OR configurations such as the one shown in *Figure 6-14*. The Fairchild devices are particularly convenient for board programming in that only the Chip Select and Output pins need to be accessed to program the part. *Figure 6-16* shows the circuit and procedure for board programming. The programmer is connected to the output bus as shown, while the Chip Selects are driven by a decoder with elevated voltage levels. Thus, all that is required for board programming is the ability to raise V_{CC} , V_{EE} and the Device Select inputs on the decoder 7.6 V above their normal operational levels. The standard 21 V programming pulse will now program bits in the PROM having an active LOW Chip Select input of approximately 7.8 V.

POWER SWITCHING

Power dissipation in a bipolar PROM can be reduced by applying power only when the PROM is selected or when the outputs are required to be valid. Some bipolar PROMs have been developed with on-chip power switching circuitry but they are much slower than standard PROMs. An external switching circuit, such as that shown in *Figure 6-17*, provides power switching with little loss in speed.

The switching circuit must be capable of switching the worst-case power supply current of the PROM, have very short switching delays and have a small collector-to-emitter voltage drop V_{CE} . This is important because the power supply voltage at the PROM is reduced by the amount of this voltage drop. A high-speed pnp saturated logic switch, *e.g.*, the 2N5455, and a 100 pF speed-up capacitor provide a switching delay of approximately 10 ns at the V_{CC} pin. Using this circuit, the effective access time, which is the delay between applying the power strobe to the V_{CC} pin and availability of valid data, is approximately 10% greater than the normal address access time t_{AA} .

Conditions during power switching, both on and off, must also be considered. *Figure 6-18* shows the power strobe, V_{CC} and HIGH and LOW output waveforms for an open-collector and a 3-state device. Note the glitch in the HIGH output of both parts during power-up and the exponential rise of the LOW output during power-down. Care should be taken in system design to ensure that transient conditions do not adversely affect other parts of the system.

It is also important to consider the effect of the collector-emitter voltage drop V_{CE} across the switching transistor on PROM performance. Fairchild Isoplanar PROMs are capable of operating over the full commercial range (0° to 75°C) with the standard 5 V \pm 5% power supply reduced by a V_{CE} of 300 mV. Military grade devices operate from 0° to 125°C with the standard 5 V \pm 10% power supply reduced by 300 mV. For operating to -55°C, screened parts or tightened power supply specs are recommended.

The steady state condition must also be considered. In a typical memory array, inputs and/or outputs of several devices are bussed together (see *Figure 6-13*). Therefore, PROMs that are to be used in power-switched arrays should be specified for input and output leakage under power-down conditions, since any leakage in the powered-down devices loads the powered device(s). The allowable leakage is a function of the number of devices bussed together and the drive requirements of the bus. Since manufacturers do not normally specify devices under power-down conditions, customer specifications should reflect the actual system requirements under power-down operation.






Fig. 6-15. PROM Programming Circuit



NOTE: All voltage and logic levels must be raised and lowered simultaneously.



Board Programming

- 1) Memories 0 through n are bussed and connected to the programmer as shown.
- 2) On 93417, 93427, 93438, 93448, 93452 and 93453 PROMs, connect either \overline{CS}_1 or \overline{CS}_2 to 0 V
- 3) On 93417, 93427, 93438, 93448, 93452 and 93453 PROMs, connect the other active LOW Chip Select input to the active LOW outputs of a TTL decoder
- 4) On 93436 and 93446, connect the Chip Select input to the decoder output
- 5) On 93438 and 93448 PROMs, connect the \overline{CS}_3 and \overline{CS}_4 inputs HIGH or leave unconnected
- 6) To program a bit in one of the PROMs, raise the decoder supply voltages to $V_{CC} = 12.6$ V and $V_{EE} = 7.6$ V and select the appropriate device via the Device Select inputs (HIGH = 10.0 V, LOW = 7.6 V)
- 7) Raise the programming voltage to 21 V, the one PROM whose active LOW Chip Select input is at ≈ 7.8 V will program, all others will have an active LOW Chip Select input at ≈ 10.6 V and will remain deselected (will not program)
- 8) To verify a HIGH in the bit just programmed, remove the programming pulse and sense the PROM output bus after simultaneously lowering the decoder supplies to $V_{CC} = 4.4$ V and $V_{EE} = 0$ V and shifting the decoder address inputs down to their normal levels (HIGH = 2.4 V, LOW = 0.4 V)
- 9) Repeat procedure for other bits following the normal programming sequence
- 10) To select a different memory on the board change the Device Select inputs

Fig. 6-16. Board Programming






Fig. 6-17. Power Switching Circuit



93436



93446

Fig. 6-18. Output Waveforms

PROM MARKING

Since PROMs come marked with a device type for the unprogrammed part, it is usually necessary for the user to mark the parts after programming so that he can identify individual patterns. An ordinary pencil works well on the common white ceramic packages but any convenient marking method can be used as long as it is relatively permanent. Fairchild PROMs are marked with device type and date code on the lower 2/3 of the top surface. This leaves the upper 1/3 available for customer marking, which can be performed using a thermosetting ink such as Markem*. The ink can be applied with a stick stamp readily available from many suppliers. Acetone removes illegible or incorrect marks and isopropyl alcohol can be used for clean up. After marking, the packages should be baked for one hour at 150°C to fix the ink.

REFERENCES

1. Barnes, D.E., and Thomas, J.E., "Reliability Assessment of a Semiconductor Memory by Design Analysis," IEEE 12th Annual Proceedings on Reliability Physics, (1974).
2. Eisenberg, P.H., and Nalder, R., "Nichrome Resistors in Programmable Read Only Integrated Circuits," IEEE 12th Annual Proceedings on Reliability Physics, (1974).
3. Mo, R.S., and Gilbert, D.M., "Reliability of NiCr 'fusible link' used in PROMs," Journal of Electrochemical Society, Vol 120, No. 7 (1973), p. 1001.
4. Franklin, P., and Burgess, D., "Reliability Aspects of Nichrome Fusible Link PROMs," IEEE 12th Annual Proceedings on Reliability Physics, (1974).
5. "The New LSI," Electronics, (July 10, 1975).
6. Devaney, J.R., and Sheble III, A.M., "Plasma Etching and Other Problems," IEEE 12th Annual Proceedings on Reliability Physics, (1974).

*Markem Corporation, 150 Congress Street, Keen, NH 03431. Stock numbers 8055521 for cerdip, 8058791 for solderseal (white) ceramic or 805933 for plastic.

93454/93464 DATA CARD FORMAT

The most efficient method of ordering the 93454/93464 is to punch the desired truth table on punched cards in the format described below. Fairchild will generate mask and test program data directly from these inputs. This eliminates the chance of error when transcribing inputs from a handwritten truth table.

Data should be provided on a deck of 173 standard 80 column cards containing the following information.

CARD NO. 1 - Customer Identification

Column Content
 1-80 Customer Name, Drawing or Specification control number, date, "93454" or "93464", "XC" or "XM" (See Guaranteed Operating Ranges). This card is entered in free format.

CARD NO.2 - Fairchild SL Number and Low Count


Column Content
 1-5 Punch the 5-digit Fairchild SL number. This SL number is supplied by the factory through your Fairchild sales representative.
 7-10 Punch the 4-digit number which represents the total number of "L"s in the data pattern. (For verification of data).

CARDS NO. 3 through 173 - Truth Table Deck

Each card will contain instructions for the output levels for six input words.

Column Content
 1-5 Punch the numerals representing the decimal address of the first word on that card. The words are entered sequentially (0 through 1023).
 10-17 Punch the desired combination of "H"s and "L"s representing the output levels for outputs O₈, O₇, O₆, O₅, O₄, O₃, O₂ and O₁ (in that order), for the first word on the card. "H" signifies a HIGH voltage on the data line. "L" signifies a LOW voltage on the data line.
 21-28 Punch the desired combination of "H"s and "L"s representing the output levels for the second word on the card.
 32-39 Punch the desired combination of "H"s and "L"s representing the output levels for the third word on the card.
 43-50 Punch the desired combination of "H"s and "L"s representing the output levels for the fourth word on the card.
 54-61 Punch the desired combination of "H"s and "L"s representing the output levels for the fifth word on the card.
 65-72 Punch the desired combination of "H"s and "L"s representing the output levels for the sixth word on the card.

Example:



CUSTOMER CODING FORM

The customer can also specify the desired ROM code by using the 4K/8K-Bit TTL ROM and PROM Customer Coding Form (available from Fairchild) printed in the format below.

WORD NO.	OUTPUTS								REMARKS
	O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁	
0	L	L	L	H	H	L	H	L	
1	L	L	H	L	L	L	L	L	
2	H	H	H	H	H	H	H	H	
↓	↓	↓	↓	↓	↓	↓	↓	↓	
1022	L	L	L	L	L	L	L	L	
1023	L	L	L	L	L	L	L	L	

93454/93464 ADDRESS SCHEME


The 1024 decimal addresses are defined by their binary equivalent with A₉ = MSB and A₀ = LSB as shown below.

DECIMAL ADDRESS	BINARY ADDRESS INPUTS									
	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
0	L	L	L	L	L	L	L	L	L	L
1	L	L	L	L	L	L	L	L	L	H
2	L	L	L	L	L	L	L	L	H	L
3	L	L	L	L	L	L	L	L	H	H
↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
1023	H	H	H	H	H	H	H	H	H	H

"H" signifies a HIGH voltage applied to the address inputs. "L" signifies a LOW voltage applied to the address inputs.


1K/2K/4K-BIT TTL ROM AND PROM CUSTOMER CODING FORM

1K-BIT LOGIC SYMBOL
256 X 4 BITS




V_{CC} = Pin 16
GND = Pin 8

4K-BIT LOGIC SYMBOL
1024 X 4 BITS



V_{CC} = Pin 18
GND = Pin 9

2K-BIT LOGIC SYMBOL
512 X 4 BITS




V_{CC} = Pin 16
GND = Pin 8

ROM/PROM TABLE

SIZE	ROM	PROM	ORGANIZATION	PINS	OUTPUTS	T _{AA} TYP	TECHNOLOGY
1K	93457 93467	93417 93427	256 x 4	16	OC 3-S	25 ns	Schottky Isoplanar
2K	93431 93441	93436 93446	512 x 4	16	OC 3-S	30 ns	Schottky Isoplanar
4K		93452 93453	1024 x 4	18	OC 3-S	35 ns	Schottky Isoplanar

TRUTH TABLE FOR ROMs - 4-BIT WORDS

CUSTOMER _____
 CUSTOMER P/N _____ CUSTOMER DWG. NO. _____
 FUNCTION _____ SL NO. _____
 Customer's Authorizing Signature _____ Date _____
 Qualified Fairchild Representative _____ Date _____



WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
0					
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					
24					
25					
26					
27					
28					
29					
30					
31					
32					
33					
34					
35					
36					
37					
38					
39					
40					
41					
42					
43					
44					
45					
46					
47					
48					
49					
50					
51					
52					
53					
54					
55					
56					
57					
58					
59					
60					
61					
62					
63					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
64					
65					
66					
67					
68					
69					
70					
71					
72					
73					
74					
75					
76					
77					
78					
79					
80					
81					
82					
83					
84					
85					
86					
87					
88					
89					
90					
91					
92					
93					
94					
95					
96					
97					
98					
99					
100					
101					
102					
103					
104					
105					
106					
107					
108					
109					
110					
111					
112					
113					
114					
115					
116					
117					
118					
119					
120					
121					
122					
123					
124					
125					
126					
127					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
128					
129					
130					
131					
132					
133					
134					
135					
136					
137					
138					
139					
140					
141					
142					
143					
144					
145					
146					
147					
148					
149					
150					
151					
152					
153					
154					
155					
156					
157					
158					
159					
160					
161					
162					
163					
164					
165					
166					
167					
168					
169					
170					
171					
172					
173					
174					
175					
176					
177					
178					
179					
180					
181					
182					
183					
184					
185					
186					
187					
188					
189					
190					
191					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
192					
193					
194					
195					
196					
197					
198					
199					
200					
201					
202					
203					
204					
205					
206					
207					
208					
209					
210					
211					
212					
213					
214					
215					
216					
217					
218					
219					
220					
221					
222					
223					
224					
225					
226					
227					
228					
229					
230					
231					
232					
233					
234					
235					
236					
237					
238					
239					
240					
241					
242					
243					
244					
245					
246					
247					
248					
249					
250					
251					
252					
253					
254					
255					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
256					
257					
258					
259					
260					
261					
262					
263					
264					
265					
266					
267					
268					
269					
270					
271					
272					
273					
274					
275					
276					
277					
278					
279					
280					
281					
282					
283					
284					
285					
286					
287					
288					
289					
290					
291					
292					
293					
294					
295					
296					
297					
298					
299					
300					
301					
302					
303					
304					
305					
306					
307					
308					
309					
310					
311					
312					
313					
314					
315					
316					
317					
318					
319					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
320					
321					
322					
323					
324					
325					
326					
327					
328					
329					
330					
331					
332					
333					
334					
335					
336					
337					
338					
339					
340					
341					
342					
343					
344					
345					
346					
347					
348					
349					
350					
351					
352					
353					
354					
355					
356					
357					
358					
359					
360					
361					
362					
363					
364					
365					
366					
367					
368					
369					
370					
371					
372					
373					
374					
375					
376					
377					
378					
379					
380					
381					
382					
383					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
384					
385					
386					
387					
388					
389					
390					
391					
392					
393					
394					
395					
396					
397					
398					
399					
400					
401					
402					
403					
404					
405					
406					
407					
408					
409					
410					
411					
412					
413					
414					
415					
416					
417					
418					
419					
420					
421					
422					
423					
424					
425					
426					
427					
428					
429					
430					
431					
432					
433					
434					
435					
436					
437					
438					
439					
440					
441					
442					
443					
444					
445					
446					
447					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
448					
449					
450					
451					
452					
453					
454					
455					
456					
457					
458					
459					
460					
461					
462					
463					
464					
465					
466					
467					
468					
469					
470					
471					
472					
473					
474					
475					
476					
477					
478					
479					
480					
481					
482					
483					
484					
485					
486					
487					
488					
489					
490					
491					
492					
493					
494					
495					
496					
497					
498					
499					
500					
501					
502					
503					
504					
505					
506					
507					
508					
509					
510					
511					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
512					
513					
514					
515					
516					
517					
518					
519					
520					
521					
522					
523					
524					
525					
526					
527					
528					
529					
530					
531					
532					
533					
534					
535					
536					
537					
538					
539					
540					
541					
542					
543					
544					
545					
546					
547					
548					
549					
550					
551					
552					
553					
554					
555					
556					
557					
558					
559					
560					
561					
562					
563					
564					
565					
566					
567					
568					
569					
570					
571					
572					
573					
574					
575					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
576					
577					
578					
579					
580					
581					
582					
583					
584					
585					
586					
587					
588					
589					
590					
591					
592					
593					
594					
595					
596					
597					
598					
599					
600					
601					
602					
603					
604					
605					
606					
607					
608					
609					
610					
611					
612					
613					
614					
615					
616					
617					
618					
619					
620					
621					
622					
623					
624					
625					
626					
627					
628					
629					
630					
631					
632					
633					
634					
635					
636					
637					
638					
639					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
640					
641					
642					
643					
644					
645					
646					
647					
648					
649					
650					
651					
652					
653					
654					
655					
656					
657					
658					
659					
660					
661					
662					
663					
664					
665					
666					
667					
668					
669					
670					
671					
672					
673					
674					
675					
676					
677					
678					
679					
680					
681					
682					
683					
684					
685					
686					
687					
688					
689					
690					
691					
692					
693					
694					
695					
696					
697					
698					
699					
700					
701					
702					
703					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
704					
705					
706					
707					
708					
709					
710					
711					
712					
713					
714					
715					
716					
717					
718					
719					
720					
721					
722					
723					
724					
725					
726					
727					
728					
729					
730					
731					
732					
733					
734					
735					
736					
737					
738					
739					
740					
741					
742					
743					
744					
745					
746					
747					
748					
749					
750					
751					
752					
753					
754					
755					
756					
757					
758					
759					
760					
761					
762					
763					
764					
765					
766					
767					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
768					
769					
770					
771					
772					
773					
774					
775					
776					
777					
778					
779					
780					
781					
782					
783					
784					
785					
786					
787					
788					
789					
790					
791					
792					
793					
794					
795					
796					
797					
798					
799					
800					
801					
802					
803					
804					
805					
806					
807					
808					
809					
810					
811					
812					
813					
814					
815					
816					
817					
818					
819					
820					
821					
822					
823					
824					
825					
826					
827					
828					
829					
830					
831					


WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
832					
833					
834					
835					
836					
837					
838					
839					
840					
841					
842					
843					
844					
845					
846					
847					
848					
849					
850					
851					
852					
853					
854					
855					
856					
857					
858					
859					
860					
861					
862					
863					
864					
865					
866					
867					
868					
869					
870					
871					
872					
873					
874					
875					
876					
877					
878					
879					
880					
881					
882					
883					
884					
885					
886					
887					
888					
889					
890					
891					
892					
893					
894					
895					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
896					
897					
898					
899					
900					
901					
902					
903					
904					
905					
906					
907					
908					
909					
910					
911					
912					
913					
914					
915					
916					
917					
918					
919					
920					
921					
922					
923					
924					
925					
926					
927					
928					
929					
930					
931					
932					
933					
934					
935					
936					
937					
938					
939					
940					
941					
942					
943					
944					
945					
946					
947					
948					
949					
950					
951					
952					
953					
954					
955					
956					
957					
958					
959					

WORD NO.	OUTPUTS				REMARKS
	04	03	02	01	
960					
961					
962					
963					
964					
965					
966					
967					
968					
969					
970					
971					
972					
973					
974					
975					
976					
977					
978					
979					
980					
981					
982					
983					
984					
985					
986					
987					
988					
989					
990					
991					
992					
993					
994					
995					
996					
997					
998					
999					
1000					
1001					
1002					
1003					
1004					
1005					
1006					
1007					
1008					
1009					
1010					
1011					
1012					
1013					
1014					
1015					
1016					
1017					
1018					
1019					
1020					
1021					
1022					
1023					


4K/8K-BIT TTL ROM AND PROM CUSTOMER CODING FORM

4K-BIT LOGIC DIAGRAM
512 X 8 BITS



V_{CC} = Pin 24
GND = Pin 12

8K-BIT LOGIC SYMBOL
1024 X 8 BITS



V_{CC} = Pin 24
GND = Pin 12

ROM/PROM TABLE

SIZE	ROM	PROM	ORGANIZATION	PINS	OUTPUTS	T _{AA} TYP	TECHNOLOGY
4K	93432	93438	512 x 8	24	OC	35 ns	Schottky Isoplanar
	93442	93448			3-S		
8K	93454	—	1024 x 8	24	OC	30 ns	
	93464	—			3-S		

TRUTH TABLE FOR ROMs — 8-BIT WORDS

CUSTOMER _____
 CUSTOMER P/N _____ CUSTOMER DWG. NO. _____
 FUNCTION _____ SL NO. _____

Customer's Authorizing Signature _____ Date _____
 Qualified Fairchild Representative _____ Date _____



WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	03	02	01	
0									
1									
2									
3									
4									
5									
6									
7									
8									
9									
10									
11									
12									
13									
14									
15									
16									
17									
18									
19									
20									
21									
22									
23									
24									
25									
26									
27									
28									
29									
30									
31									
32									
33									
34									
35									
36									
37									
38									
39									
40									
41									
42									
43									
44									
45									
46									
47									
48									
49									
50									
51									
52									
53									
54									
55									
56									
57									
58									
59									
60									
61									
62									
63									

WORD NO.	OUTPUTS							REMARKS	
	08	07	06	05	04	03	02		01
64									
65									
66									
67									
68									
69									
70									
71									
72									
73									
74									
75									
76									
77									
78									
79									
80									
81									
82									
83									
84									
85									
86									
87									
88									
89									
90									
91									
92									
93									
94									
95									
96									
97									
98									
99									
100									
101									
102									
103									
104									
105									
106									
107									
108									
109									
110									
111									
112									
113									
114									
115									
116									
117									
118									
119									
120									
121									
122									
123									
124									
125									
126									
127									

WORD NO.	OUTPUTS							REMARKS	
	08	07	06	05	04	03	02		01
128									
129									
130									
131									
132									
133									
134									
135									
136									
137									
138									
139									
140									
141									
142									
143									
144									
145									
146									
147									
148									
149									
150									
151									
152									
153									
154									
155									
156									
157									
158									
159									
160									
161									
162									
163									
164									
165									
166									
167									
168									
169									
170									
171									
172									
173									
174									
175									
176									
177									
178									
179									
180									
181									
182									
183									
184									
185									
186									
187									
188									
189									
190									
191									

WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	03	02	01	
192									
193									
194									
195									
196									
197									
198									
199									
200									
201									
202									
203									
204									
205									
206									
207									
208									
209									
210									
211									
212									
213									
214									
215									
216									
217									
218									
219									
220									
221									
222									
223									
224									
225									
226									
227									
228									
229									
230									
231									
232									
233									
234									
235									
236									
237									
238									
239									
240									
241									
242									
243									
244									
245									
246									
247									
248									
249									
250									
251									
252									
253									
254									
255									

WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	03	02	01	
256									
257									
258									
259									
260									
261									
262									
263									
264									
265									
266									
267									
268									
269									
270									
271									
272									
273									
274									
275									
276									
277									
278									
279									
280									
281									
282									
283									
284									
285									
286									
287									
288									
289									
290									
291									
292									
293									
294									
295									
296									
297									
298									
299									
300									
301									
302									
303									
304									
305									
306									
307									
308									
309									
310									
311									
312									
313									
314									
315									
316									
317									
318									
319									

WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	03	02	01	
320									
321									
322									
323									
324									
325									
326									
327									
328									
329									
330									
331									
332									
333									
334									
335									
336									
337									
338									
339									
340									
341									
342									
343									
344									
345									
346									
347									
348									
349									
350									
351									
352									
353									
354									
355									
356									
357									
358									
359									
360									
361									
362									
363									
364									
365									
366									
367									
368									
369									
370									
371									
372									
373									
374									
375									
376									
377									
378									
379									
380									
381									
382									
383									

WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	03	02	01	
384									
385									
386									
387									
388									
389									
390									
391									
392									
393									
394									
395									
396									
397									
398									
399									
400									
401									
402									
403									
404									
405									
406									
407									
408									
409									
410									
411									
412									
413									
414									
415									
416									
417									
418									
419									
420									
421									
422									
423									
424									
425									
426									
427									
428									
429									
430									
431									
432									
433									
434									
435									
436									
437									
438									
439									
440									
441									
442									
443									
444									
445									
446									
447									

WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	03	02	01	
448									
449									
450									
451									
452									
453									
454									
455									
456									
457									
458									
459									
460									
461									
462									
463									
464									
465									
466									
467									
468									
469									
470									
471									
472									
473									
474									
475									
476									
477									
478									
479									
480									
481									
482									
483									
484									
485									
486									
487									
488									
489									
490									
491									
492									
493									
494									
495									
496									
497									
498									
499									
500									
501									
502									
503									
504									
505									
506									
507									
508									
509									
510									
511									

WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	03	02	01	
512									
513									
514									
515									
516									
517									
518									
519									
520									
521									
522									
523									
524									
525									
526									
527									
528									
529									
530									
531									
532									
533									
534									
535									
536									
537									
538									
539									
540									
541									
542									
543									
544									
545									
546									
547									
548									
549									
550									
551									
552									
553									
554									
555									
556									
557									
558									
559									
560									
561									
562									
563									
564									
565									
566									
567									
568									
569									
570									
571									
572									
573									
574									
575									

WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	03	02	01	
576									
577									
578									
579									
580									
581									
582									
583									
584									
585									
586									
587									
588									
589									
590									
591									
592									
593									
594									
595									
596									
597									
598									
599									
600									
601									
602									
603									
604									
605									
606									
607									
608									
609									
610									
611									
612									
613									
614									
615									
616									
617									
618									
619									
620									
621									
622									
623									
624									
625									
626									
627									
628									
629									
630									
631									
632									
633									
634									
635									
636									
637									
638									
639									

WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	03	02	01	
640									
641									
642									
643									
644									
645									
646									
647									
648									
649									
650									
651									
652									
653									
654									
655									
656									
657									
658									
659									
660									
661									
662									
663									
664									
665									
666									
667									
668									
669									
670									
671									
672									
673									
674									
675									
676									
677									
678									
679									
680									
681									
682									
683									
684									
685									
686									
687									
688									
689									
690									
691									
692									
693									
694									
695									
696									
697									
698									
699									
700									
701									
702									
703									

WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	03	02	01	
704									
705									
706									
707									
708									
709									
710									
711									
712									
713									
714									
715									
716									
717									
718									
719									
720									
721									
722									
723									
724									
725									
726									
727									
728									
729									
730									
731									
732									
733									
734									
735									
736									
737									
738									
739									
740									
741									
742									
743									
744									
745									
746									
747									
748									
749									
750									
751									
752									
753									
754									
755									
756									
757									
758									
759									
760									
761									
762									
763									
764									
765									
766									
767									

WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	03	02	01	
768									
769									
770									
771									
772									
773									
774									
775									
776									
777									
778									
779									
780									
781									
782									
783									
784									
785									
786									
787									
788									
789									
790									
791									
792									
793									
794									
795									
796									
797									
798									
799									
800									
801									
802									
803									
804									
805									
806									
807									
808									
809									
810									
811									
812									
813									
814									
815									
816									
817									
818									
819									
820									
821									
822									
823									
824									
825									
826									
827									
828									
829									
830									
831									

WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	03	02	01	
832									
833									
834									
835									
836									
837									
838									
839									
840									
841									
842									
843									
844									
845									
846									
847									
848									
849									
850									
851									
852									
853									
854									
855									
856									
857									
858									
859									
860									
861									
862									
863									
864									
865									
866									
867									
868									
869									
870									
871									
872									
873									
874									
875									
876									
877									
878									
879									
880									
881									
882									
883									
884									
885									
886									
887									
888									
889									
890									
891									
892									
893									
894									
895									

WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	06	02	01	
896									
897									
898									
899									
900									
901									
902									
903									
904									
905									
906									
907									
908									
909									
910									
911									
912									
913									
914									
915									
916									
917									
918									
919									
920									
921									
922									
923									
924									
925									
926									
927									
928									
929									
930									
931									
932									
933									
934									
935									
936									
937									
938									
939									
940									
941									
942									
943									
944									
945									
946									
947									
948									
949									
950									
951									
952									
953									
954									
955									
956									
957									
958									
959									

WORD NO.	OUTPUTS								REMARKS
	08	07	06	05	04	03	02	01	
960									
961									
962									
963									
964									
965									
966									
967									
968									
969									
970									
971									
972									
973									
974									
975									
976									
977									
978									
979									
980									
981									
982									
983									
984									
985									
986									
987									
988									
989									
990									
991									
992									
993									
994									
995									
996									
997									
998									
999									
1000									
1001									
1002									
1003									
1004									
1005									
1006									
1007									
1008									
1009									
1010									
1011									
1012									
1013									
1014									
1015									
1016									
1017									
1018									
1019									
1020									
1021									
1022									
1023									

**DECIMAL TO BINARY/OCTAL
CONVERSION TABLE
FOR
ROMs AND PROMs
(UP TO 1024 ADDRESSES)**

DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL
0	0	0	0	0	0	0	0	0	0	0	0 0 0 0
1	0	0	0	0	0	0	0	0	0	1	0 0 0 1
2	0	0	0	0	0	0	0	0	1	0	0 0 0 2
3	0	0	0	0	0	0	0	0	1	1	0 0 0 3
4	0	0	0	0	0	0	0	1	0	0	0 0 0 4
5	0	0	0	0	0	0	0	1	0	1	0 0 0 5
6	0	0	0	0	0	0	0	1	1	0	0 0 0 6
7	0	0	0	0	0	0	0	1	1	1	0 0 0 7
8	0	0	0	0	0	0	1	0	0	0	0 0 1 0
9	0	0	0	0	0	0	1	0	0	1	0 0 1 1
10	0	0	0	0	0	0	1	0	1	0	0 0 1 2
11	0	0	0	0	0	0	1	0	1	1	0 0 1 3
12	0	0	0	0	0	0	1	1	0	0	0 0 1 4
13	0	0	0	0	0	0	1	1	0	1	0 0 1 5
14	0	0	0	0	0	0	1	1	1	0	0 0 1 6
15	0	0	0	0	0	0	1	1	1	1	0 0 1 7
16	0	0	0	0	0	1	0	0	0	0	0 0 2 0
17	0	0	0	0	0	1	0	0	0	1	0 0 2 1
18	0	0	0	0	0	1	0	0	1	0	0 0 2 2
19	0	0	0	0	0	1	0	0	1	1	0 0 2 3
20	0	0	0	0	0	1	0	1	0	0	0 0 2 4
21	0	0	0	0	0	1	0	1	0	1	0 0 2 5
22	0	0	0	0	0	1	0	1	1	0	0 0 2 6
23	0	0	0	0	0	1	0	1	1	1	0 0 2 7
24	0	0	0	0	0	1	1	0	0	0	0 0 3 0
25	0	0	0	0	0	1	1	0	0	1	0 0 3 1
26	0	0	0	0	0	1	1	0	1	0	0 0 3 2
27	0	0	0	0	0	1	1	0	1	1	0 0 3 3
28	0	0	0	0	0	1	1	1	0	0	0 0 3 4
29	0	0	0	0	0	1	1	1	0	1	0 0 3 5
30	0	0	0	0	0	1	1	1	1	0	0 0 3 6
31	0	0	0	0	0	1	1	1	1	1	0 0 3 7
32	0	0	0	0	1	0	0	0	0	0	0 0 4 0
33	0	0	0	0	1	0	0	0	0	1	0 0 4 1
34	0	0	0	0	1	0	0	0	1	0	0 0 4 2
35	0	0	0	0	1	0	0	0	1	1	0 0 4 3
36	0	0	0	0	1	0	0	1	0	0	0 0 4 4
37	0	0	0	0	1	0	0	1	0	1	0 0 4 5
38	0	0	0	0	1	0	0	1	1	0	0 0 4 6
39	0	0	0	0	1	0	0	1	1	1	0 0 4 7
40	0	0	0	0	1	0	1	0	0	0	0 0 5 0
41	0	0	0	0	1	0	1	0	0	1	0 0 5 1
42	0	0	0	0	1	0	1	0	1	0	0 0 5 2
43	0	0	0	0	1	0	1	0	1	1	0 0 5 3
44	0	0	0	0	1	0	1	1	0	0	0 0 5 4
45	0	0	0	0	1	0	1	1	0	1	0 0 5 5
46	0	0	0	0	1	0	1	1	1	0	0 0 5 6
47	0	0	0	0	1	0	1	1	1	1	0 0 5 7
48	0	0	0	0	1	1	0	0	0	0	0 0 6 0
49	0	0	0	0	1	1	0	0	0	1	0 0 6 1
50	0	0	0	0	1	1	0	0	1	0	0 0 6 2
51	0	0	0	0	1	1	0	0	1	1	0 0 6 3
52	0	0	0	0	1	1	0	1	0	0	0 0 6 4
53	0	0	0	0	1	1	0	1	0	1	0 0 6 5
54	0	0	0	0	1	1	0	1	1	0	0 0 6 6
55	0	0	0	0	1	1	0	1	1	1	0 0 6 7
56	0	0	0	0	1	1	1	0	0	0	0 0 7 0
57	0	0	0	0	1	1	1	0	0	1	0 0 7 1
58	0	0	0	0	1	1	1	0	1	0	0 0 7 2
59	0	0	0	0	1	1	1	0	1	1	0 0 7 3
60	0	0	0	0	1	1	1	1	0	0	0 0 7 4
61	0	0	0	0	1	1	1	1	0	1	0 0 7 5
62	0	0	0	0	1	1	1	1	1	0	0 0 7 6
63	0	0	0	0	1	1	1	1	1	1	0 0 7 7

DEC.	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	OCTAL
64	0	0	0	1	0	0	0	0	0	0	0 1 0 0
65	0	0	0	1	0	0	0	0	0	1	0 1 0 1
66	0	0	0	1	0	0	0	0	1	0	0 1 0 2
67	0	0	0	1	0	0	0	0	1	1	0 1 0 3
68	0	0	0	1	0	0	0	1	0	0	0 1 0 4
69	0	0	0	1	0	0	0	1	0	1	0 1 0 5
70	0	0	0	1	0	0	0	1	1	0	0 1 0 6
71	0	0	0	1	0	0	0	1	1	1	0 1 0 7
72	0	0	0	1	0	0	1	0	0	0	0 1 1 0
73	0	0	0	1	0	0	1	0	0	1	0 1 1 1
74	0	0	0	1	0	0	1	0	1	0	0 1 1 2
75	0	0	0	1	0	0	1	0	1	1	0 1 1 3
76	0	0	0	1	0	0	1	1	0	0	0 1 1 4
77	0	0	0	1	0	0	1	1	0	1	0 1 1 5
78	0	0	0	1	0	0	1	1	1	0	0 1 1 6
79	0	0	0	1	0	0	1	1	1	1	0 1 1 7
80	0	0	0	1	0	1	0	0	0	0	0 1 2 0
81	0	0	0	1	0	1	0	0	0	1	0 1 2 1
82	0	0	0	1	0	1	0	0	1	0	0 1 2 2
83	0	0	0	1	0	1	0	0	1	1	0 1 2 3
84	0	0	0	1	0	1	0	1	0	0	0 1 2 4
85	0	0	0	1	0	1	0	1	0	1	0 1 2 5
86	0	0	0	1	0	1	0	1	1	0	0 1 2 6
87	0	0	0	1	0	1	0	1	1	1	0 1 2 7
88	0	0	0	1	0	1	1	0	0	0	0 1 3 0
89	0	0	0	1	0	1	1	0	0	1	0 1 3 1
90	0	0	0	1	0	1	1	0	1	0	0 1 3 2
91	0	0	0	1	0	1	1	0	1	1	0 1 3 3
92	0	0	0	1	0	1	1	1	0	0	0 1 3 4
93	0	0	0	1	0	1	1	1	0	1	0 1 3 5
94	0	0	0	1	0	1	1	1	1	0	0 1 3 6
95	0	0	0	1	0	1	1	1	1	1	0 1 3 7
96	0	0	0	1	1	0	0	0	0	0	0 1 4 0
97	0	0	0	1	1	0	0	0	0	1	0 1 4 1
98	0	0	0	1	1	0	0	0	1	0	0 1 4 2
99	0	0	0	1	1	0	0	0	1	1	0 1 4 3
100	0	0	0	1	1	0	0	1	0	0	0 1 4 4
101	0	0	0	1	1	0	0	1	0	1	0 1 4 5
102	0	0	0	1	1	0	0	1	1	0	0 1 4 6
103	0	0	0	1	1	0	0	1	1	1	0 1 4 7
104	0	0	0	1	1	1	0	1	0	0	0 1 5 0
105	0	0	0	1	1	1	0	1	0	0	0 1 5 1
106	0	0	0	1	1	1	0	1	0	1	0 1 5 2
107	0	0	0	1	1	1	0	1	0	1	0 1 5 3
108	0	0	0	1	1	1	0	1	1	0	0 1 5 4
109	0	0	0	1	1	1	0	1	1	0	0 1 5 5
110	0	0	0	1	1	1	0	1	1	1	0 1 5 6
111	0	0	0	1	1	1	0	1	1	1	0 1 5 7
112	0	0	0	1	1	1	0	0	0	0	0 1 6 0
113	0	0	0	1	1	1	0	0	0	1	0 1 6 1
114	0	0	0	1	1	1	0	0	1	0	0 1 6 2
115	0	0	0	1	1	1	0	0	1	1	0 1 6 3
116	0	0	0	1	1	1	0	1	0	0	0 1 6 4
117	0	0	0	1	1	1	0	1	0	1	0 1 6 5
118	0	0	0	1	1	1	0	1	1	0	0 1 6 6
119	0	0	0	1	1	1	0	1	1	1	0 1 6 7
120	0	0	0	1	1	1	1	0	0	0	0 1 7 0
121	0	0	0	1	1	1	1	0	0	1	0 1 7 1
122	0	0	0	1	1	1	1	0	1	0	0 1 7 2
123	0	0	0	1	1	1	1	0	1	1	0 1 7 3
124	0	0	0	1	1	1	1	1	0	0	0 1 7 4
125	0	0	0	1	1	1	1	1	0	1	0 1 7 5
126	0	0	0	1	1	1	1	1	1	0	0 1 7 6
127	0	0	0	1	1	1	1	1	1	1	0 1 7 7

DEC.	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	OCTAL
128	0	0	1	0	0	0	0	0	0	0	0 2 0 0
129	0	0	1	0	0	0	0	0	0	1	0 2 0 1
130	0	0	1	0	0	0	0	0	1	0	0 2 0 2
131	0	0	1	0	0	0	0	0	1	1	0 2 0 3
132	0	0	1	0	0	0	0	1	0	0	0 2 0 4
133	0	0	1	0	0	0	0	1	0	1	0 2 0 5
134	0	0	1	0	0	0	0	1	1	0	0 2 0 6
135	0	0	1	0	0	0	0	1	1	1	0 2 0 7
136	0	0	1	0	0	0	1	0	0	0	0 2 1 0
137	0	0	1	0	0	0	1	0	0	1	0 2 1 1
138	0	0	1	0	0	0	1	0	0	1	0 2 1 2
139	0	0	1	0	0	0	1	0	1	1	0 2 1 3
140	0	0	1	0	0	0	1	1	0	0	0 2 1 4
141	0	0	1	0	0	0	1	1	0	1	0 2 1 5
142	0	0	1	0	0	0	1	1	1	0	0 2 1 6
143	0	0	1	0	0	0	1	1	1	1	0 2 1 7
144	0	0	1	0	0	1	0	0	0	0	0 2 2 0
145	0	0	1	0	0	1	0	0	0	1	0 2 2 1
146	0	0	1	0	0	1	0	0	1	0	0 2 2 2
147	0	0	1	0	0	1	0	0	1	1	0 2 2 3
148	0	0	1	0	0	1	0	1	0	0	0 2 2 4
149	0	0	1	0	0	1	0	1	0	1	0 2 2 5
150	0	0	1	0	0	1	0	1	1	0	0 2 2 6
151	0	0	1	0	0	1	0	1	1	1	0 2 2 7
152	0	0	1	0	0	1	1	0	0	0	0 2 3 0
153	0	0	1	0	0	1	1	0	0	1	0 2 3 1
154	0	0	1	0	0	1	1	0	1	0	0 2 3 2
155	0	0	1	0	0	1	1	0	1	1	0 2 3 3
156	0	0	1	0	0	1	1	1	0	0	0 2 3 4
157	0	0	1	0	0	1	1	1	1	0	0 2 3 5
158	0	0	1	0	0	1	1	1	1	1	0 2 3 6
159	0	0	1	0	0	1	1	1	1	1	0 2 3 7
160	0	0	1	0	1	0	0	0	0	0	0 2 4 0
161	0	0	1	0	1	0	0	0	0	1	0 2 4 1
162	0	0	1	0	1	0	0	0	1	0	0 2 4 2
163	0	0	1	0	1	0	0	0	1	1	0 2 4 3
164	0	0	1	0	1	0	0	1	0	0	0 2 4 4
165	0	0	1	0	1	0	0	1	0	1	0 2 4 5
166	0	0	1	0	1	0	0	1	1	0	0 2 4 6
167	0	0	1	0	1	0	0	1	1	1	0 2 4 7
168	0	0	1	0	1	0	1	0	0	0	0 2 5 0
169	0	0	1	0	1	0	1	0	0	1	0 2 5 1
170	0	0	1	0	1	0	1	0	1	0	0 2 5 2
171	0	0	1	0	1	0	1	0	1	1	0 2 5 3
172	0	0	1	0	1	0	1	1	0	0	0 2 5 4
173	0	0	1	0	1	0	1	1	0	1	0 2 5 5
174	0	0	1	0	1	0	1	1	1	0	0 2 5 6
175	0	0	1	0	1	0	1	1	1	1	0 2 5 7
176	0	0	1	0	1	1	0	0	0	0	0 2 6 0
177	0	0	1	0	1	1	0	0	0	1	0 2 6 1
178	0	0	1	0	1	1	0	0	1	0	0 2 6 2
179	0	0	1	0	1	1	0	0	1	1	0 2 6 3
180	0	0	1	0	1	1	0	1	0	0	0 2 6 4
181	0	0	1	0	1	1	0	1	0	1	0 2 6 5
182	0	0	1	0	1	1	0	1	1	0	0 2 6 6
183	0	0	1	0	1	1	0	1	1	1	0 2 6 7
184	0	0	1	0	1	1	1	0	0	0	0 2 7 0
185	0	0	1	0	1	1	1	0	0	1	0 2 7 1
186	0	0	1	0	1	1	1	0	1	0	0 2 7 2
187	0	0	1	0	1	1	1	0	1	1	0 2 7 3
188	0	0	1	0	1	1	1	1	0	0	0 2 7 4
189	0	0	1	0	1	1	1	1	0	1	0 2 7 5
190	0	0	1	0	1	1	1	1	1	0	0 2 7 6
191	0	0	1	0	1	1	1	1	1	1	0 2 7 7

DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL
192	0	0	1	1	0	0	0	0	0	0	0 3 0 0
193	0	0	1	1	0	0	0	0	0	1	0 3 0 1
194	0	0	1	1	0	0	0	0	1	0	0 3 0 2
195	0	0	1	1	0	0	0	0	1	1	0 3 0 3
196	0	0	1	1	0	0	0	1	0	0	0 3 0 4
197	0	0	1	1	0	0	0	1	0	1	0 3 0 5
198	0	0	1	1	0	0	0	1	1	0	0 3 0 6
199	0	0	1	1	0	0	0	1	1	1	0 3 0 7
200	0	0	1	1	0	0	1	0	0	0	0 3 1 0
201	0	0	1	1	0	0	1	0	0	1	0 3 1 1
202	0	0	1	1	0	0	1	0	1	0	0 3 1 2
203	0	0	1	1	0	0	1	0	1	1	0 3 1 3
204	0	0	1	1	0	0	1	1	0	0	0 3 1 4
205	0	0	1	1	0	0	1	1	0	1	0 3 1 5
206	0	0	1	1	0	0	1	1	1	0	0 3 1 6
207	0	0	1	1	0	0	1	1	1	1	0 3 1 7
208	0	0	1	1	0	1	0	0	0	0	0 3 2 0
209	0	0	1	1	0	1	0	0	0	1	0 3 2 1
210	0	0	1	1	0	1	0	0	1	0	0 3 2 2
211	0	0	1	1	0	1	0	0	1	1	0 3 2 3
212	0	0	1	1	0	1	0	1	0	0	0 3 2 4
213	0	0	1	1	0	1	0	1	0	1	0 3 2 5
214	0	0	1	1	0	1	0	1	1	0	0 3 2 6
215	0	0	1	1	0	1	0	1	1	1	0 3 2 7
216	0	0	1	1	0	1	1	0	0	0	0 3 3 0
217	0	0	1	1	0	1	1	0	0	1	0 3 3 1
218	0	0	1	1	0	1	1	0	1	0	0 3 3 2
219	0	0	1	1	0	1	1	0	1	1	0 3 3 3
220	0	0	1	1	0	1	1	1	0	0	0 3 3 4
221	0	0	1	1	0	1	1	1	0	1	0 3 3 5
222	0	0	1	1	0	1	1	1	1	0	0 3 3 6
223	0	0	1	1	0	1	1	1	1	1	0 3 3 7
224	0	0	1	1	1	0	0	0	0	0	0 3 4 0
225	0	0	1	1	1	0	0	0	0	1	0 3 4 1
226	0	0	1	1	1	0	0	0	1	0	0 3 4 2
227	0	0	1	1	1	0	0	0	1	1	0 3 4 3
228	0	0	1	1	1	0	0	1	0	0	0 3 4 4
229	0	0	1	1	1	0	0	1	0	1	0 3 4 5
230	0	0	1	1	1	0	0	1	1	0	0 3 4 6
231	0	0	1	1	1	0	0	1	1	1	0 3 4 7
232	0	0	1	1	1	0	1	0	0	0	0 3 5 0
233	0	0	1	1	1	0	1	0	0	1	0 3 5 1
234	0	0	1	1	1	0	1	0	1	0	0 3 5 2
235	0	0	1	1	1	0	1	0	1	1	0 3 5 3
236	0	0	1	1	1	0	1	1	0	0	0 3 5 4
237	0	0	1	1	1	0	1	1	0	1	0 3 5 5
238	0	0	1	1	1	0	1	1	1	0	0 3 5 6
239	0	0	1	1	1	0	1	1	1	1	0 3 5 7
240	0	0	1	1	1	1	0	0	0	0	0 3 6 0
241	0	0	1	1	1	1	0	0	1	0	0 3 6 1
242	0	0	1	1	1	1	0	0	1	0	0 3 6 2
243	0	0	1	1	1	1	0	0	1	1	0 3 6 3
244	0	0	1	1	1	1	0	1	0	0	0 3 6 4
245	0	0	1	1	1	1	0	1	0	1	0 3 6 5
246	0	0	1	1	1	1	0	1	1	0	0 3 6 6
247	0	0	1	1	1	1	0	1	1	1	0 3 6 7
248	0	0	1	1	1	1	1	0	0	0	0 3 7 0
249	0	0	1	1	1	1	1	0	0	1	0 3 7 1
250	0	0	1	1	1	1	1	0	1	0	0 3 7 2
251	0	0	1	1	1	1	1	0	1	1	0 3 7 3
252	0	0	1	1	1	1	1	0	0	0	0 3 7 4
253	0	0	1	1	1	1	1	0	1	0	1 0 3 7 5
254	0	0	1	1	1	1	1	1	0	0	0 3 7 6
255	0	0	1	1	1	1	1	1	1	1	0 3 7 7

DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL
256	0	1	0	0	0	0	0	0	0	0	0 4 0 0
257	0	1	0	0	0	0	0	0	0	1	0 4 0 1
258	0	1	0	0	0	0	0	0	1	0	0 4 0 2
259	0	1	0	0	0	0	0	0	1	1	0 4 0 3
260	0	1	0	0	0	0	0	1	0	0	0 4 0 4
261	0	1	0	0	0	0	0	1	0	1	0 4 0 5
262	0	1	0	0	0	0	0	1	1	0	0 4 0 6
263	0	1	0	0	0	0	0	1	1	1	0 4 0 7
264	0	1	0	0	0	0	1	0	0	0	0 4 1 0
265	0	1	0	0	0	0	1	0	0	1	0 4 1 1
266	0	1	0	0	0	0	1	0	1	0	0 4 1 2
267	0	1	0	0	0	0	1	0	1	1	0 4 1 3
268	0	1	0	0	0	0	1	1	0	0	0 4 1 4
269	0	1	0	0	0	0	1	1	0	1	0 3 1 5
270	0	1	0	0	0	0	1	1	1	0	0 4 1 6
271	0	1	0	0	0	0	1	1	1	1	0 4 1 7
272	0	1	0	0	0	1	0	0	0	0	0 4 2 0
273	0	1	0	0	0	1	0	0	0	1	0 4 2 1
274	0	1	0	0	0	1	0	0	1	0	0 4 2 2
275	0	1	0	0	0	1	0	0	1	1	0 4 2 3
276	0	1	0	0	0	1	0	1	0	0	0 4 2 4
277	0	1	0	0	0	1	0	1	0	1	0 4 2 5
278	0	1	0	0	0	1	0	1	1	0	0 4 2 6
279	0	1	0	0	0	1	0	1	1	1	0 4 2 7
280	0	1	0	0	0	1	1	0	0	0	0 4 3 0
281	0	1	0	0	0	1	1	0	0	1	0 4 3 1
282	0	1	0	0	0	1	1	0	1	0	0 4 3 2
283	0	1	0	0	0	1	1	0	1	1	0 4 3 3
284	0	1	0	0	0	1	1	1	0	0	0 4 3 4
285	0	1	0	0	0	1	1	1	0	1	0 4 3 5
286	0	1	0	0	0	1	1	1	1	0	0 4 3 6
287	0	1	0	0	0	1	1	1	1	1	0 4 3 7
288	0	1	0	0	1	0	0	0	0	0	0 4 4 0
289	0	1	0	0	1	0	0	0	0	1	0 4 4 1
290	0	1	0	0	1	0	0	0	1	0	0 4 4 2
291	0	1	0	0	1	0	0	0	1	1	0 4 4 3
292	0	1	0	0	1	0	0	1	0	0	0 4 4 4
293	0	1	0	0	1	0	0	1	0	1	0 4 4 5
294	0	1	0	0	1	0	0	1	1	0	0 4 4 6
295	0	1	0	0	1	0	0	1	1	1	0 4 4 7
296	0	1	0	0	1	0	1	0	0	0	0 4 5 0
297	0	1	0	0	1	0	1	0	0	1	0 4 5 1
298	0	1	0	0	1	0	1	0	1	0	0 4 5 2
299	0	1	0	0	1	0	1	0	1	1	0 4 5 3
300	0	1	0	0	1	0	1	1	0	0	0 4 5 4
301	0	1	0	0	1	0	1	1	0	1	0 4 5 5
302	0	1	0	0	1	0	1	1	1	0	0 4 5 6
303	0	1	0	0	1	0	1	1	1	1	0 4 5 7
304	0	1	0	0	1	1	0	0	0	0	0 4 6 0
305	0	1	0	0	1	1	0	0	0	1	0 4 6 1
306	0	1	0	0	1	1	0	0	1	0	0 4 6 2
307	0	1	0	0	1	1	0	0	1	1	0 4 6 3
308	0	1	0	0	1	1	0	1	0	0	0 4 6 4
309	0	1	0	0	1	1	0	1	0	1	0 4 6 5
310	0	1	0	0	1	1	0	1	1	0	0 4 6 6
311	0	1	0	0	1	1	0	1	1	1	0 4 6 7
312	0	1	0	0	1	1	1	0	0	0	0 4 7 0
313	0	1	0	0	1	1	1	0	0	1	0 4 7 1
314	0	1	0	0	1	1	1	0	1	0	0 4 7 2
315	0	1	0	0	1	1	1	0	1	1	0 4 7 3
316	0	1	0	0	1	1	1	1	0	0	0 4 7 4
317	0	1	0	0	1	1	1	1	0	1	0 4 7 5
318	0	1	0	0	1	1	1	1	1	0	0 4 7 6
319	0	1	0	0	1	1	1	1	1	1	0 4 7 7

DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL
320	0	1	0	1	0	0	0	0	0	0	0 5 0 0
321	0	1	0	1	0	0	0	0	0	1	0 5 0 1
322	0	1	0	1	0	0	0	0	1	0	0 5 0 2
323	0	1	0	1	0	0	0	0	1	1	0 5 0 3
324	0	1	0	1	0	0	0	1	0	0	0 5 0 4
325	0	1	0	1	0	0	0	1	0	1	0 5 0 5
326	0	1	0	1	0	0	0	1	1	0	0 5 0 6
327	0	1	0	1	0	0	0	1	1	1	0 5 0 7
328	0	1	0	1	0	0	1	0	0	0	0 5 1 0
329	0	1	0	1	0	0	1	0	0	1	0 5 1 1
330	0	1	0	1	0	0	1	0	1	0	0 5 1 2
331	0	1	0	1	0	0	1	0	1	1	0 5 1 3
332	0	1	0	1	0	0	1	1	0	0	0 5 1 4
333	0	1	0	1	0	0	1	1	0	1	0 5 1 5
334	0	1	0	1	0	0	1	1	1	0	0 5 1 6
335	0	1	0	1	0	0	1	1	1	1	0 5 1 7
336	0	1	0	1	0	1	0	0	0	0	0 5 2 0
337	0	1	0	1	0	1	0	0	0	1	0 5 2 1
338	0	1	0	1	0	1	0	0	1	0	0 5 2 2
339	0	1	0	1	0	1	0	0	1	1	0 5 2 3
340	0	1	0	1	0	1	0	1	0	0	0 5 2 4
341	0	1	0	1	0	1	0	1	0	1	0 5 2 5
342	0	1	0	1	0	1	0	1	1	0	0 5 2 6
343	0	1	0	1	0	1	0	1	1	1	0 5 2 7
344	0	1	0	1	0	1	1	0	0	0	0 5 3 0
345	0	1	0	1	0	1	1	0	0	1	0 5 3 1
346	0	1	0	1	0	1	1	0	1	0	0 5 3 2
347	0	1	0	1	0	1	1	0	1	1	0 5 3 3
348	0	1	0	1	0	1	1	1	0	0	0 5 3 4
349	0	1	0	1	0	1	1	1	0	1	0 5 3 5
350	0	1	0	1	0	1	1	1	1	0	0 5 3 6
351	0	1	0	1	0	1	1	1	1	1	0 5 3 7
352	0	1	0	1	1	0	0	0	0	0	0 5 4 0
353	0	1	0	1	1	0	0	0	0	1	0 5 4 1
354	0	1	0	1	1	0	0	0	1	0	0 5 4 2
355	0	1	0	1	1	0	0	0	1	1	0 5 4 3
356	0	1	0	1	1	0	0	1	0	0	0 5 4 4
357	0	1	0	1	1	0	0	1	0	1	0 5 4 5
358	0	1	0	1	1	0	0	1	1	0	0 5 4 6
359	0	1	0	1	1	0	0	1	1	1	0 5 4 7
360	0	1	0	1	1	0	1	0	0	0	0 5 5 0
361	0	1	0	1	1	0	1	0	0	1	0 5 5 1
362	0	1	0	1	1	0	1	0	1	0	0 5 5 2
363	0	1	0	1	1	0	1	0	1	1	0 5 5 3
364	0	1	0	1	1	0	1	1	0	0	0 5 5 4
365	0	1	0	1	1	0	1	1	0	1	0 5 5 5
366	0	1	0	1	1	0	1	1	1	0	0 5 5 6
367	0	1	0	1	1	0	1	1	1	1	0 5 5 7
368	0	1	0	1	1	1	0	0	0	0	0 5 6 0
369	0	1	0	1	1	1	0	0	0	1	0 5 6 1
370	0	1	0	1	1	1	0	0	1	0	0 5 6 2
371	0	1	0	1	1	1	0	0	1	1	0 5 6 3
372	0	1	0	1	1	1	0	1	0	0	0 5 6 4
373	0	1	0	1	1	1	0	1	0	1	0 5 6 5
374	0	1	0	1	1	1	0	1	1	0	0 5 6 6
375	0	1	0	1	1	1	0	1	1	1	0 5 6 7
376	0	1	0	1	1	1	1	0	0	0	0 5 7 0
377	0	1	0	1	1	1	1	0	0	1	0 5 7 1
378	0	1	0	1	1	1	1	0	1	0	0 5 7 2
379	0	1	0	1	1	1	1	0	1	1	0 5 7 3
380	0	1	0	1	1	1	1	1	0	0	0 5 7 4
381	0	1	0	1	1	1	1	1	0	1	0 5 7 5
382	0	1	0	1	1	1	1	1	1	0	0 5 7 6
383	0	1	0	1	1	1	1	1	1	1	0 5 7 7

DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL
384	0	1	1	0	0	0	0	0	0	0	0 6 0 0
385	0	1	1	0	0	0	0	0	0	1	0 6 0 1
386	0	1	1	0	0	0	0	0	1	0	0 6 0 2
387	0	1	1	0	0	0	0	0	1	1	0 6 0 3
388	0	1	1	0	0	0	0	1	0	0	0 6 0 4
389	0	1	1	0	0	0	0	1	0	1	0 6 0 5
390	0	1	1	0	0	0	0	1	1	0	0 6 0 6
391	0	1	1	0	0	0	0	1	1	1	0 6 0 7
392	0	1	1	0	0	0	1	0	0	0	0 6 1 0
393	0	1	1	0	0	0	1	0	0	1	0 6 1 1
394	0	1	1	0	0	0	1	0	1	0	0 6 1 2
395	0	1	1	0	0	0	1	0	1	1	0 6 1 3
396	0	1	1	0	0	0	1	1	0	0	0 6 1 4
397	0	1	1	0	0	0	1	1	0	1	0 6 1 5
398	0	1	1	0	0	0	1	1	1	0	0 6 1 6
399	0	1	1	0	0	0	1	1	1	1	0 6 1 7
400	0	1	1	0	0	1	0	0	0	0	0 6 2 0
401	0	1	1	0	0	1	0	0	0	1	0 6 2 1
402	0	1	1	0	0	1	0	0	1	0	0 6 2 2
403	0	1	1	0	0	1	0	0	1	1	0 6 2 3
404	0	1	1	0	0	1	0	1	0	0	0 6 2 4
405	0	1	1	0	0	1	0	1	0	1	0 6 2 5
406	0	1	1	0	0	1	0	1	1	0	0 6 2 6
407	0	1	1	0	0	1	0	1	1	1	0 6 2 7
408	0	1	1	0	0	1	1	0	0	0	0 6 3 0
409	0	1	1	0	0	1	1	0	0	1	0 6 3 1
410	0	1	1	0	0	1	1	0	1	0	0 6 3 2
411	0	1	1	0	0	1	1	0	1	1	0 6 3 3
412	0	1	1	0	0	1	1	1	0	0	0 6 3 4
413	0	1	1	0	0	1	1	1	0	1	0 6 3 5
414	0	1	1	0	0	1	1	1	1	0	0 6 3 6
415	0	1	1	0	0	1	1	1	1	1	0 6 3 7
416	0	1	1	0	1	0	0	0	0	0	0 6 4 0
417	0	1	1	0	1	0	0	0	0	1	0 6 4 1
418	0	1	1	0	1	0	0	0	1	0	0 6 4 2
419	0	1	1	0	1	0	0	0	1	1	0 6 4 3
420	0	1	1	0	1	0	0	1	0	0	0 6 4 4
421	0	1	1	0	1	0	0	1	0	1	0 6 4 5
422	0	1	1	0	1	0	0	1	1	0	0 6 4 6
423	0	1	1	0	1	0	0	1	1	1	0 6 4 7
424	0	1	1	0	1	0	1	0	0	0	0 6 5 0
425	0	1	1	0	1	0	1	0	0	1	0 6 5 1
426	0	1	1	0	1	0	1	0	1	0	0 6 5 2
427	0	1	1	0	1	0	1	0	1	1	0 6 5 3
428	0	1	1	0	1	0	1	1	0	0	0 6 5 4
429	0	1	1	0	1	0	1	1	0	1	0 6 5 5
430	0	1	1	0	1	0	1	1	1	0	0 6 5 6
431	0	1	1	0	1	0	1	1	1	1	0 6 5 7
432	0	1	1	0	1	1	0	0	0	0	0 6 6 0
433	0	1	1	0	1	1	0	0	0	1	0 6 6 1
434	0	1	1	0	1	1	0	0	1	0	0 6 6 2
435	0	1	1	0	1	1	0	0	1	1	0 6 6 3
436	0	1	1	0	1	1	0	1	0	0	0 6 6 4
437	0	1	1	0	1	1	0	1	0	1	0 6 6 5
438	0	1	1	0	1	1	0	1	1	0	0 6 6 6
439	0	1	1	0	1	1	0	1	1	1	0 6 6 7
440	0	1	1	0	1	1	1	0	0	0	0 6 7 0
441	0	1	1	0	1	1	1	0	0	1	0 6 7 1
442	0	1	1	0	1	1	1	0	1	0	0 6 7 2
443	0	1	1	0	1	1	1	0	1	1	0 6 7 3
444	0	1	1	0	1	1	1	1	0	0	0 6 7 4
445	0	1	1	0	1	1	1	1	0	1	0 6 7 5
446	0	1	1	0	1	1	1	1	1	0	0 6 7 6
447	0	1	1	0	1	1	1	1	1	1	0 6 7 7

DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL
448	0	1	1	1	0	0	0	0	0	0	0 7 0 0
449	0	1	1	1	0	0	0	0	0	1	0 7 0 1
450	0	1	1	1	0	0	0	0	1	0	0 7 0 2
451	0	1	1	1	0	0	0	0	1	1	0 7 0 3
452	0	1	1	1	0	0	0	1	0	0	0 7 0 4
453	0	1	1	1	0	0	0	1	0	1	0 7 0 5
454	0	1	1	1	0	0	0	1	1	0	0 7 0 6
455	0	1	1	1	0	0	0	1	1	1	0 7 0 7
456	0	1	1	1	0	0	1	0	0	0	0 7 1 0
457	0	1	1	1	0	0	1	0	0	1	0 7 1 1
458	0	1	1	1	0	0	1	0	1	0	0 7 1 2
459	0	1	1	1	0	0	1	0	1	1	0 7 1 3
460	0	1	1	1	0	0	1	1	0	0	0 7 1 4
461	0	1	1	1	0	0	1	1	0	1	0 7 1 5
462	0	1	1	1	0	0	1	1	1	0	0 7 1 6
463	0	1	1	1	0	0	1	1	1	1	0 7 1 7
464	0	1	1	1	0	1	0	0	0	0	0 7 2 0
465	0	1	1	1	0	1	0	0	0	1	0 7 2 1
466	0	1	1	1	0	1	0	0	1	0	0 7 2 2
467	0	1	1	1	0	1	0	0	1	1	0 7 2 3
468	0	1	1	1	0	1	0	1	0	0	0 7 2 4
469	0	1	1	1	0	1	0	1	0	1	0 7 2 5
470	0	1	1	1	0	1	0	1	1	0	0 7 2 6
471	0	1	1	1	0	1	0	1	1	1	0 7 2 7
472	0	1	1	1	0	1	1	0	0	0	0 7 3 0
473	0	1	1	1	0	1	1	0	0	1	0 7 3 1
474	0	1	1	1	0	1	1	0	1	0	0 7 3 2
475	0	1	1	1	0	1	1	0	1	1	0 7 3 3
476	0	1	1	1	0	1	1	1	0	0	0 7 3 4
477	0	1	1	1	0	1	1	1	0	1	0 7 3 5
478	0	1	1	1	0	1	1	1	1	0	0 7 3 6
479	0	1	1	1	0	1	1	1	1	1	0 7 3 7
480	0	1	1	1	1	0	0	0	0	0	0 7 4 0
481	0	1	1	1	1	0	0	0	0	1	0 7 4 1
482	0	1	1	1	1	0	0	0	1	0	0 7 4 2
483	0	1	1	1	1	0	0	0	1	1	0 7 4 3
484	0	1	1	1	1	0	0	1	0	0	0 7 4 4
485	0	1	1	1	1	0	0	1	0	1	0 7 4 5
486	0	1	1	1	1	0	0	1	1	0	0 7 4 6
487	0	1	1	1	1	0	0	1	1	1	0 7 4 7
488	0	1	1	1	1	0	1	0	0	0	0 7 5 0
489	0	1	1	1	1	0	1	0	0	1	0 7 5 1
490	0	1	1	1	1	0	1	0	1	0	0 7 5 2
491	0	1	1	1	1	0	1	0	1	1	0 7 5 3
492	0	1	1	1	1	0	1	1	0	0	0 7 5 4
493	0	1	1	1	1	0	1	1	0	1	0 7 5 5
494	0	1	1	1	1	0	1	1	1	0	0 7 5 6
495	0	1	1	1	1	0	1	1	1	1	0 7 5 7
496	0	1	1	1	1	1	0	0	0	0	0 7 6 0
497	0	1	1	1	1	1	0	0	0	1	0 7 6 1
498	0	1	1	1	1	1	0	0	1	0	0 7 6 2
499	0	1	1	1	1	1	0	0	1	1	0 7 6 3
500	0	1	1	1	1	1	0	1	0	0	0 7 6 4
501	0	1	1	1	1	1	0	1	0	1	0 7 6 5
502	0	1	1	1	1	1	0	1	1	0	0 7 6 6
503	0	1	1	1	1	1	0	1	1	1	0 7 6 7
504	0	1	1	1	1	1	1	0	0	0	0 7 7 0
505	0	1	1	1	1	1	1	0	0	1	0 7 7 1
506	0	1	1	1	1	1	1	0	1	0	0 7 7 2
507	0	1	1	1	1	1	1	0	1	1	0 7 7 3
508	0	1	1	1	1	1	1	1	0	0	0 7 7 4
509	0	1	1	1	1	1	1	1	0	1	0 7 7 5
510	0	1	1	1	1	1	1	1	1	0	0 7 7 6
511	0	1	1	1	1	1	1	1	1	1	0 7 7 7

DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL
512	1	0	0	0	0	0	0	0	0	0	1 0 0 0
513	1	0	0	0	0	0	0	0	0	1	1 0 0 1
514	1	0	0	0	0	0	0	0	1	0	1 0 0 2
515	1	0	0	0	0	0	0	0	1	1	1 0 0 3
516	1	0	0	0	0	0	0	1	0	0	1 0 0 4
517	1	0	0	0	0	0	0	1	0	1	1 0 0 5
518	1	0	0	0	0	0	0	1	1	0	1 0 0 6
519	1	0	0	0	0	0	0	1	1	1	1 0 0 7
520	1	0	0	0	0	0	1	0	0	0	1 0 1 0
521	1	0	0	0	0	0	1	0	0	1	1 0 1 1
522	1	0	0	0	0	0	1	0	1	0	1 0 1 2
523	1	0	0	0	0	0	1	0	1	1	1 0 1 3
524	1	0	0	0	0	0	1	1	0	0	1 0 1 4
525	1	0	0	0	0	0	1	1	0	1	1 0 1 5
526	1	0	0	0	0	0	1	1	1	0	1 0 1 6
527	1	0	0	0	0	0	1	1	1	1	1 0 1 7
528	1	0	0	0	0	1	0	0	0	0	1 0 2 0
529	1	0	0	0	0	1	0	0	0	1	1 0 2 1
530	1	0	0	0	0	1	0	0	1	0	1 0 2 2
531	1	0	0	0	0	1	0	0	1	1	1 0 2 3
532	1	0	0	0	0	1	0	1	0	0	1 0 2 4
533	1	0	0	0	0	1	0	1	0	1	1 0 2 5
534	1	0	0	0	0	1	0	1	1	0	1 0 2 6
535	1	0	0	0	0	1	0	1	1	1	1 0 2 7
536	1	0	0	0	0	1	1	0	0	0	1 0 3 0
537	1	0	0	0	0	1	1	0	0	1	1 0 3 1
538	1	0	0	0	0	1	1	0	1	0	1 0 3 2
539	1	0	0	0	0	1	1	0	1	1	1 0 3 3
540	1	0	0	0	0	1	1	1	0	0	1 0 3 4
541	1	0	0	0	0	1	1	1	0	1	1 0 3 5
542	1	0	0	0	0	1	1	1	1	0	1 0 3 6
543	1	0	0	0	0	1	1	1	1	1	1 0 3 7
544	1	0	0	0	1	0	0	0	0	0	1 0 4 0
545	1	0	0	0	1	0	0	0	0	1	1 0 4 1
546	1	0	0	0	1	0	0	0	1	0	1 0 4 2
547	1	0	0	0	1	0	0	0	1	1	1 0 4 3
548	1	0	0	0	1	0	0	1	0	0	1 0 4 4
549	1	0	0	0	1	0	0	1	0	1	1 0 4 5
550	1	0	0	0	1	0	0	1	1	0	1 0 4 6
551	1	0	0	0	1	0	0	1	1	1	1 0 4 7
552	1	0	0	0	1	0	1	0	0	0	1 0 5 0
553	1	0	0	0	1	0	1	0	0	1	1 0 5 1
554	1	0	0	0	1	0	1	0	1	0	1 0 5 2
555	1	0	0	0	1	0	1	0	1	1	1 0 5 3
556	1	0	0	0	1	0	1	1	0	0	1 0 5 4
557	1	0	0	0	1	0	1	1	0	1	1 0 5 5
558	1	0	0	0	1	0	1	1	1	0	1 0 5 6
559	1	0	0	0	1	0	1	1	1	1	1 0 5 7
560	1	0	0	0	1	1	0	0	0	0	1 0 6 0
561	1	0	0	0	1	1	0	0	0	1	1 0 6 1
562	1	0	0	0	1	1	0	0	1	0	1 0 6 2
563	1	0	0	0	1	1	0	0	1	1	1 0 6 3
564	1	0	0	0	1	1	0	1	0	0	1 0 6 4
565	1	0	0	0	1	1	0	1	0	1	1 0 6 5
566	1	0	0	0	1	1	0	1	1	0	1 0 6 6
567	1	0	0	0	1	1	0	1	1	1	1 0 6 7
568	1	0	0	0	1	1	1	0	0	0	1 0 7 0
569	1	0	0	0	1	1	1	0	0	1	1 0 7 1
570	1	0	0	0	1	1	1	0	1	0	1 0 7 2
571	1	0	0	0	1	1	1	0	1	1	1 0 7 3
572	1	0	0	0	1	1	1	1	0	0	1 0 7 4
573	1	0	0	0	1	1	1	1	0	1	1 0 7 5
574	1	0	0	0	1	1	1	1	1	0	1 0 7 6
575	1	0	0	0	1	1	1	1	1	1	1 0 7 7

DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL
576	1	0	0	1	0	0	0	0	0	0	1 1 0 0
577	1	0	0	1	0	0	0	0	0	1	1 1 0 1
578	1	0	0	1	0	0	0	0	1	0	1 1 0 2
579	1	0	0	1	0	0	0	0	1	1	1 1 0 3
580	1	0	0	1	0	0	0	1	0	0	1 1 0 4
581	1	0	0	1	0	0	0	1	0	1	1 1 0 5
582	1	0	0	1	0	0	0	1	1	0	1 1 0 6
583	1	0	0	1	0	0	0	1	1	1	1 1 0 7
584	1	0	0	1	0	0	1	0	0	0	1 1 1 0
585	1	0	0	1	0	0	1	0	0	1	1 1 1 1
586	1	0	0	1	0	0	1	0	1	0	1 1 1 2
587	1	0	0	1	0	0	1	0	1	1	1 1 1 3
588	1	0	0	1	0	0	1	1	0	0	1 1 1 4
589	1	0	0	1	0	0	1	1	0	1	1 1 1 5
590	1	0	0	1	0	0	1	1	1	0	1 1 1 6
591	1	0	0	1	0	0	1	1	1	1	1 1 1 7
592	1	0	0	1	0	1	0	0	0	0	1 1 2 0
593	1	0	0	1	0	1	0	0	0	1	1 1 2 1
594	1	0	0	1	0	1	0	0	1	0	1 1 2 2
595	1	0	0	1	0	1	0	0	1	1	1 1 2 3
596	1	0	0	1	0	1	0	1	0	0	1 1 2 4
597	1	0	0	1	0	1	0	1	0	1	1 1 2 5
598	1	0	0	1	0	1	0	1	1	0	1 1 2 6
599	1	0	0	1	0	1	0	1	1	1	1 1 2 7
600	1	0	0	1	0	1	1	0	0	0	1 1 3 0
601	1	0	0	1	0	1	1	0	0	1	1 1 3 1
602	1	0	0	1	0	1	1	0	1	0	1 1 3 2
603	1	0	0	1	0	1	1	0	1	1	1 1 3 3
604	1	0	0	1	0	1	1	1	0	0	1 1 3 4
605	1	0	0	1	0	1	1	1	0	1	1 1 3 5
606	1	0	0	1	0	1	1	1	1	0	1 1 3 6
607	1	0	0	1	0	1	1	1	1	1	1 1 3 7
608	1	0	0	1	1	0	0	0	0	0	1 1 4 0
609	1	0	0	1	1	0	0	0	0	1	1 1 4 1
610	1	0	0	1	1	0	0	0	1	0	1 1 4 2
611	1	0	0	1	1	0	0	0	1	1	1 1 4 3
612	1	0	0	1	1	0	0	1	0	0	1 1 4 4
613	1	0	0	1	1	0	0	1	0	1	1 1 4 5
614	1	0	0	1	1	0	0	1	1	0	1 1 4 6
615	1	0	0	1	1	0	0	1	1	1	1 1 4 7
616	1	0	0	1	1	0	1	0	0	0	1 1 5 0
617	1	0	0	1	1	0	1	0	0	1	1 1 5 1
618	1	0	0	1	1	0	1	0	1	0	1 1 5 2
619	1	0	0	1	1	0	1	0	1	1	1 1 5 3
620	1	0	0	1	1	0	1	1	0	0	1 1 5 4
621	1	0	0	1	1	0	1	1	0	1	1 1 5 5
622	1	0	0	1	1	0	1	1	1	0	1 1 5 6
623	1	0	0	1	1	0	1	1	1	1	1 1 5 7
624	1	0	0	1	1	1	0	0	0	0	1 1 6 0
625	1	0	0	1	1	1	0	0	0	1	1 1 6 1
626	1	0	0	1	1	1	0	0	1	0	1 1 6 2
627	1	0	0	1	1	1	0	0	1	1	1 1 6 3
628	1	0	0	1	1	1	0	1	0	0	1 1 6 4
629	1	0	0	1	1	1	0	1	0	1	1 1 6 5
630	1	0	0	1	1	1	0	1	1	0	1 1 6 6
631	1	0	0	1	1	1	0	1	1	1	1 1 6 7
632	1	0	0	1	1	1	1	0	0	0	1 1 7 0
633	1	0	0	1	1	1	1	0	0	1	1 1 7 1
634	1	0	0	1	1	1	1	0	1	0	1 1 7 2
635	1	0	0	1	1	1	1	0	1	1	1 1 7 3
636	1	0	0	1	1	1	1	0	0	1	1 1 7 4
637	1	0	0	1	1	1	1	1	0	1	1 1 7 5
638	1	0	0	1	1	1	1	1	1	0	1 1 7 6
639	1	0	0	1	1	1	1	1	1	1	1 1 7 7

DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL
640	1	0	1	0	0	0	0	0	0	0	1 2 0 0
641	1	0	1	0	0	0	0	0	0	1	1 2 0 1
642	1	0	1	0	0	0	0	0	1	0	1 2 0 2
643	1	0	1	0	0	0	0	1	1	1	1 2 0 3
644	1	0	1	0	0	0	0	1	0	0	1 2 0 4
645	1	0	1	0	0	0	0	1	0	1	1 2 0 5
646	1	0	1	0	0	0	0	1	1	0	1 2 0 6
647	1	0	1	0	0	0	0	1	1	1	1 2 0 7
648	1	0	1	0	0	0	1	0	0	0	1 2 1 0
649	1	0	1	0	0	0	1	0	0	1	1 2 1 1
650	1	0	1	0	0	0	1	0	1	0	1 2 1 2
651	1	0	1	0	0	0	1	0	1	1	1 2 1 3
652	1	0	1	0	0	0	1	1	0	0	1 2 1 4
653	1	0	1	0	0	0	1	1	0	1	1 2 1 5
654	1	0	1	0	0	0	1	1	1	0	1 2 1 6
655	1	0	1	0	0	0	1	1	1	1	1 2 1 7
656	1	0	1	0	0	1	0	0	0	0	1 2 2 0
657	1	0	1	0	0	1	0	0	0	1	1 2 2 1
658	1	0	1	0	0	1	0	0	1	0	1 2 2 2
659	1	0	1	0	0	1	0	0	1	1	1 2 2 3
660	1	0	1	0	0	1	0	1	0	0	1 2 2 4
661	1	0	1	0	0	1	0	1	0	1	1 2 2 5
662	1	0	1	0	0	1	0	1	1	0	1 2 2 6
663	1	0	1	0	0	1	0	1	1	1	1 2 2 7
664	1	0	1	0	0	1	1	0	0	0	1 2 3 0
665	1	0	1	0	0	1	1	0	0	1	1 2 3 1
666	1	0	1	0	0	1	1	0	1	0	1 2 3 2
667	1	0	1	0	0	1	1	0	1	1	1 2 3 3
668	1	0	1	0	0	1	1	1	0	0	1 2 3 4
669	1	0	1	0	0	1	1	1	0	1	1 2 3 5
670	1	0	1	0	0	1	1	1	1	0	1 2 3 6
671	1	0	1	0	0	1	1	1	1	1	1 2 3 7
672	1	0	1	0	1	0	0	0	0	0	1 2 4 0
673	1	0	1	0	1	0	0	0	0	1	1 2 4 1
674	1	0	1	0	1	0	0	0	1	0	1 2 4 2
675	1	0	1	0	1	0	0	0	1	1	1 2 4 3
676	1	0	1	0	1	0	0	1	0	0	1 2 4 4
677	1	0	1	0	1	0	0	1	0	1	1 2 4 5
678	1	0	1	0	1	0	0	1	1	0	1 2 4 6
679	1	0	1	0	1	0	0	1	1	1	1 2 4 7
680	1	0	1	0	1	0	1	0	0	0	1 2 5 0
681	1	0	1	0	1	0	1	0	0	1	1 2 5 1
682	1	0	1	0	1	0	1	0	1	0	1 2 5 2
683	1	0	1	0	1	0	1	0	1	1	1 2 5 3
684	1	0	1	0	1	0	1	1	0	0	1 2 5 4
685	1	0	1	0	1	0	1	1	0	1	1 2 5 5
686	1	0	1	0	1	0	1	1	1	0	1 2 5 6
687	1	0	1	0	1	0	1	1	1	1	1 2 5 7
688	1	0	1	0	1	1	0	0	0	0	1 2 6 0
689	1	0	1	0	1	1	0	0	0	1	1 2 6 1
690	1	0	1	0	1	1	0	0	1	0	1 2 6 2
691	1	0	1	0	1	1	0	0	1	1	1 2 6 3
692	1	0	1	0	1	1	0	1	0	0	1 2 6 4
693	1	0	1	0	1	1	0	1	0	1	1 2 6 5
694	1	0	1	0	1	1	0	1	1	0	1 2 6 6
695	1	0	1	0	1	1	0	1	1	1	1 2 6 7
696	1	0	1	0	1	1	1	0	0	0	1 2 7 0
697	1	0	1	0	1	1	1	0	0	1	1 2 7 1
698	1	0	1	0	1	1	1	0	1	0	1 2 7 2
699	1	0	1	0	1	1	1	0	1	1	1 2 7 3
700	1	0	1	0	1	1	1	0	0	1	1 2 7 4
701	1	0	1	0	1	1	1	1	0	1	1 2 7 5
702	1	0	1	0	1	1	1	1	1	0	1 2 7 6
703	1	0	1	0	1	1	1	1	1	1	1 2 7 7


DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL			
704	1	0	1	1	0	0	0	0	0	0	1	3	0	0
705	1	0	1	1	0	0	0	0	0	1	1	3	0	1
706	1	0	1	1	0	0	0	0	1	0	1	3	0	2
707	1	0	1	1	0	0	0	0	1	1	1	3	0	3
708	1	0	1	1	0	0	0	1	0	0	1	3	0	4
709	1	0	1	1	0	0	0	1	0	1	1	3	0	5
710	1	0	1	1	0	0	0	1	1	0	1	3	0	6
711	1	0	1	1	0	0	0	1	1	1	1	3	0	7
712	1	0	1	1	0	0	1	0	0	0	1	3	1	0
713	1	0	1	1	0	0	1	0	0	1	1	3	1	1
714	1	0	1	1	0	0	1	0	1	0	1	3	1	2
715	1	0	1	1	0	0	1	0	1	1	1	3	1	3
716	1	0	1	1	0	0	1	1	0	0	1	3	1	4
717	1	0	1	1	0	0	1	1	0	1	1	3	1	5
718	1	0	1	1	0	0	1	1	1	0	1	3	1	6
719	1	0	1	1	0	0	1	1	1	1	1	3	1	7
720	1	0	1	1	0	1	0	0	0	0	1	3	2	0
721	1	0	1	1	0	1	0	0	0	1	1	3	2	1
722	1	0	1	1	0	1	0	0	1	0	1	3	2	2
723	1	0	1	1	0	1	0	0	1	1	1	3	2	3
724	1	0	1	1	0	1	0	1	0	0	1	3	2	4
725	1	0	1	1	0	1	0	1	0	1	1	3	2	5
726	1	0	1	1	0	1	0	1	1	0	1	3	2	6
727	1	0	1	1	0	1	0	1	1	1	1	3	2	7
728	1	0	1	1	0	1	1	0	0	0	1	3	3	0
729	1	0	1	1	0	1	1	0	0	1	1	3	3	1
730	1	0	1	1	0	1	1	0	1	0	1	3	3	2
731	1	0	1	1	0	1	1	0	1	1	1	3	3	3
732	1	0	1	1	0	1	1	1	0	0	1	3	3	4
733	1	0	1	1	0	1	1	1	0	1	1	3	3	5
734	1	0	1	1	0	1	1	1	1	0	1	3	3	6
735	1	0	1	1	0	1	1	1	1	1	1	3	3	7
736	1	0	1	1	1	0	0	0	0	0	1	3	4	0
737	1	0	1	1	1	0	0	0	0	1	1	3	4	1
738	1	0	1	1	1	0	0	0	1	0	1	3	4	2
739	1	0	1	1	1	0	0	0	1	1	1	3	4	3
740	1	0	1	1	1	0	0	1	0	0	1	3	4	4
741	1	0	1	1	1	0	0	1	0	1	1	3	4	5
742	1	0	1	1	1	0	0	1	1	0	1	3	4	6
743	1	0	1	1	1	0	0	1	1	1	1	3	4	7
744	1	0	1	1	1	0	1	0	0	0	1	3	5	0
745	1	0	1	1	1	0	1	0	0	1	1	3	5	1
746	1	0	1	1	1	0	1	0	1	0	1	3	5	2
747	1	0	1	1	1	0	1	0	1	1	1	3	5	3
748	1	0	1	1	1	0	1	1	0	0	1	3	5	4
749	1	0	1	1	1	0	1	1	0	1	1	3	5	5
750	1	0	1	1	1	0	1	1	1	0	1	3	5	6
751	1	0	1	1	1	0	1	1	1	1	1	3	5	7
752	1	0	1	1	1	1	0	0	0	0	1	3	6	0
753	1	0	1	1	1	1	0	0	0	1	1	3	6	1
754	1	0	1	1	1	1	0	0	1	0	1	3	6	2
755	1	0	1	1	1	1	0	0	1	1	1	3	6	3
756	1	0	1	1	1	1	0	1	0	0	1	3	6	4
757	1	0	1	1	1	1	0	1	0	1	1	3	6	5
758	1	0	1	1	1	1	0	1	1	0	1	3	6	6
759	1	0	1	1	1	1	0	1	1	1	1	3	6	7
760	1	0	1	1	1	1	1	0	0	0	1	3	7	0
761	1	0	1	1	1	1	1	0	0	1	1	3	7	1
762	1	0	1	1	1	1	1	0	1	0	1	3	7	2
763	1	0	1	1	1	1	1	0	1	1	1	3	7	3
764	1	0	1	1	1	1	1	1	0	0	1	3	7	4
765	1	0	1	1	1	1	1	1	0	1	1	3	7	5
766	1	0	1	1	1	1	1	1	1	0	1	3	7	6
767	1	0	1	1	1	1	1	1	1	1	1	3	7	7

DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL			
768	1	1	0	0	0	0	0	0	0	0	1	4	0	0
769	1	1	0	0	0	0	0	0	0	1	1	4	0	1
770	1	1	0	0	0	0	0	0	1	0	1	4	0	2
771	1	1	0	0	0	0	0	0	1	1	1	4	0	3
772	1	1	0	0	0	0	0	1	0	0	1	4	0	4
773	1	1	0	0	0	0	0	1	0	1	1	4	0	5
774	1	1	0	0	0	0	0	1	1	0	1	4	0	6
775	1	1	0	0	0	0	0	1	1	1	1	4	0	7
776	1	1	0	0	0	0	1	0	0	0	1	4	1	0
777	1	1	0	0	0	0	1	0	0	1	1	4	1	1
778	1	1	0	0	0	0	1	0	1	0	1	4	1	2
779	1	1	0	0	0	0	1	0	1	1	1	4	1	3
780	1	1	0	0	0	0	1	1	0	0	1	4	1	4
781	1	1	0	0	0	0	1	1	0	1	1	4	1	5
782	1	1	0	0	0	0	1	1	1	0	1	4	1	6
783	1	1	0	0	0	0	1	1	1	1	1	4	1	7
784	1	1	0	0	0	1	0	0	0	0	1	4	2	0
785	1	1	0	0	0	1	0	0	0	1	1	4	2	1
786	1	1	0	0	0	1	0	0	1	0	1	4	2	2
787	1	1	0	0	0	1	0	0	1	1	1	4	2	3
788	1	1	0	0	0	1	0	1	0	0	1	4	2	4
789	1	1	0	0	0	1	0	1	0	1	1	4	2	5
790	1	1	0	0	0	1	0	1	1	0	1	4	2	6
791	1	1	0	0	0	1	0	1	1	1	1	4	2	7
792	1	1	0	0	0	1	1	0	0	0	1	4	3	0
793	1	1	0	0	0	1	1	0	0	1	1	4	3	1
794	1	1	0	0	0	1	1	0	1	0	1	4	3	2
795	1	1	0	0	0	1	1	0	1	1	1	4	3	3
796	1	1	0	0	0	1	1	1	0	0	1	4	3	4
797	1	1	0	0	0	1	1	1	0	1	1	4	3	5
798	1	1	0	0	0	1	1	1	1	0	1	4	3	6
799	1	1	0	0	0	1	1	1	1	1	1	4	3	7
800	1	1	0	0	1	0	0	0	0	0	1	4	4	0
801	1	1	0	0	1	0	0	0	0	1	1	4	4	1
802	1	1	0	0	1	0	0	0	1	0	1	4	4	2
803	1	1	0	0	1	0	0	0	1	1	1	4	4	3
804	1	1	0	0	1	0	0	1	0	0	1	4	4	4
805	1	1	0	0	1	0	0	1	0	1	1	4	4	5
806	1	1	0	0	1	0	0	1	1	0	1	4	4	6
807	1	1	0	0	1	0	0	1	1	1	1	4	4	7
808	1	1	0	0	1	0	1	0	0	0	1	4	5	0
809	1	1	0	0	1	0	1	0	0	1	1	4	5	1
810	1	1	0	0	1	0	1	0	1	0	1	4	5	2
811	1	1	0	0	1	0	1	0	1	1	1	4	5	3
812	1	1	0	0	1	0	1	1	0	0	1	4	5	4
813	1	1	0	0	1	0	1	1	0	1	1	4	5	5
814	1	1	0	0	1	0	1	1	1	0	1	4	5	6
815	1	1	0	0	1	0	1	1	1	1	1	4	5	7
816	1	1	0	0	1	1	0	0	0	0	1	4	6	0
817	1	1	0	0	1	1	0	0	0	1	1	4	6	1
818	1	1	0	0	1	1	0	0	1	0	1	4	6	2
819	1	1	0	0	1	1	0	0	1	1	1	4	6	3
820	1	1	0	0	1	1	0	1	0	0	1	4	6	4
821	1	1	0	0	1	1	0	1	0	1	1	4	6	5
822	1	1	0	0	1	1	0	1	1	0	1	4	6	6
823	1	1	0	0	1	1	0	1	1	1	1	4	6	7
824	1	1	0	0	1	1	1	0	0	0	1	4	7	0
825	1	1	0	0	1	1	1	0	0	1	1	4	7	1
826	1	1	0	0	1	1	1	0	1	0	1	4	7	2
827	1	1	0	0	1	1	1	0	1	1	1	4	7	


DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL
832	1	1	0	1	0	0	0	0	0	0	1 5 0 0
833	1	1	0	1	0	0	0	0	0	1	1 5 0 1
834	1	1	0	1	0	0	0	0	1	0	1 5 0 2
835	1	1	0	1	0	0	0	0	1	1	1 5 0 3
836	1	1	0	1	0	0	0	1	0	0	1 5 0 4
837	1	1	0	1	0	0	0	1	0	1	1 5 0 5
838	1	1	0	1	0	0	0	1	1	0	1 5 0 6
839	1	1	0	1	0	0	0	1	1	1	1 5 0 7
840	1	1	0	1	0	0	1	0	0	0	1 5 1 0
841	1	1	0	1	0	0	1	0	0	1	1 5 1 1
842	1	1	0	1	0	0	1	0	1	0	1 5 1 2
843	1	1	0	1	0	0	1	0	1	1	1 5 1 3
844	1	1	0	1	0	0	1	1	0	0	1 5 1 4
845	1	1	0	1	0	0	1	1	0	1	1 5 1 5
846	1	1	0	1	0	0	1	1	1	0	1 5 1 6
847	1	1	0	1	0	0	1	1	1	1	1 5 1 7
848	1	1	0	1	0	1	0	0	0	0	1 5 2 0
849	1	1	0	1	0	1	0	0	0	1	1 5 2 1
850	1	1	0	1	0	1	0	0	1	0	1 5 2 2
851	1	1	0	1	0	1	0	0	1	1	1 5 2 3
852	1	1	0	1	0	1	0	1	0	0	1 5 2 4
853	1	1	0	1	0	1	0	1	0	1	1 5 2 5
854	1	1	0	1	0	1	0	1	1	0	1 5 2 6
855	1	1	0	1	0	1	0	1	1	1	1 5 2 7
856	1	1	0	1	0	1	1	0	0	0	1 5 3 0
857	1	1	0	1	0	1	1	0	0	1	1 5 3 1
858	1	1	0	1	0	1	1	0	1	0	1 5 3 2
859	1	1	0	1	0	1	1	0	1	1	1 5 3 3
860	1	1	0	1	0	1	1	1	0	0	1 5 3 4
861	1	1	0	1	0	1	1	1	0	1	1 5 3 5
862	1	1	0	1	0	1	1	1	1	0	1 5 3 6
863	1	1	0	1	0	1	1	1	1	1	1 5 3 7
864	1	1	0	1	1	0	0	0	0	0	1 5 4 0
865	1	1	0	1	1	0	0	0	0	1	1 5 4 1
866	1	1	0	1	1	0	0	0	1	0	1 5 4 2
867	1	1	0	1	1	0	0	0	1	1	1 5 4 3
868	1	1	0	1	1	0	0	1	0	0	1 5 4 4
869	1	1	0	1	1	0	0	1	0	1	1 5 4 5
870	1	1	0	1	1	0	0	1	1	0	1 5 4 6
871	1	1	0	1	1	0	0	1	1	1	1 5 4 7
872	1	1	0	1	1	0	1	0	0	0	1 5 5 0
873	1	1	0	1	1	0	1	0	0	1	1 5 5 1
874	1	1	0	1	1	0	1	0	1	0	1 5 5 2
875	1	1	0	1	1	0	1	0	1	1	1 5 5 3
876	1	1	0	1	1	0	1	1	0	0	1 5 5 4
877	1	1	0	1	1	0	1	1	0	1	1 5 5 5
878	1	1	0	1	1	0	1	1	1	0	1 5 5 6
879	1	1	0	1	1	0	1	1	1	1	1 5 5 7
880	1	1	0	1	1	1	0	0	0	0	1 5 6 0
881	1	1	0	1	1	1	0	0	0	1	1 5 6 1
882	1	1	0	1	1	1	0	0	1	0	1 5 6 2
883	1	1	0	1	1	1	0	0	1	1	1 5 6 3
884	1	1	0	1	1	1	0	1	0	0	1 5 6 4
885	1	1	0	1	1	1	0	1	0	1	1 5 6 5
886	1	1	0	1	1	1	0	1	1	0	1 5 6 6
887	1	1	0	1	1	1	0	1	1	1	1 5 6 7
888	1	1	0	1	1	1	1	0	0	0	1 5 7 0
889	1	1	0	1	1	1	1	0	0	1	1 5 7 1
890	1	1	0	1	1	1	1	0	1	0	1 5 7 2
891	1	1	0	1	1	1	1	0	1	1	1 5 7 3
892	1	1	0	1	1	1	1	0	0	0	1 5 7 4
893	1	1	0	1	1	1	1	0	1	1	1 5 7 5
894	1	1	0	1	1	1	1	1	0	1	1 5 7 6
895	1	1	0	1	1	1	1	1	1	1	1 5 7 7

DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL
896	1	1	1	0	0	0	0	0	0	0	1 6 0 0
897	1	1	1	0	0	0	0	0	0	1	1 6 0 1
898	1	1	1	0	0	0	0	0	1	0	1 6 0 2
899	1	1	1	0	0	0	0	0	1	1	1 6 0 3
900	1	1	1	0	0	0	0	1	0	0	1 6 0 4
901	1	1	1	0	0	0	0	1	0	1	1 6 0 5
902	1	1	1	0	0	0	0	1	1	0	1 6 0 6
903	1	1	1	0	0	0	0	1	1	1	1 6 0 7
904	1	1	1	0	0	0	1	0	0	0	1 6 1 0
905	1	1	1	0	0	0	1	0	0	1	1 6 1 1
906	1	1	1	0	0	0	1	0	1	0	1 6 1 2
907	1	1	1	0	0	0	1	0	1	1	1 6 1 3
908	1	1	1	0	0	0	1	1	0	0	1 6 1 4
909	1	1	1	0	0	0	1	1	0	1	1 6 1 5
910	1	1	1	0	0	0	1	1	1	0	1 6 1 6
911	1	1	1	0	0	0	1	1	1	1	1 6 1 7
912	1	1	1	0	0	1	0	0	0	0	1 6 2 0
913	1	1	1	0	0	1	0	0	0	1	1 6 2 1
914	1	1	1	0	0	1	0	0	1	0	1 6 2 2
915	1	1	1	0	0	1	0	0	1	1	1 6 2 3
916	1	1	1	0	0	1	0	1	0	0	1 6 2 4
917	1	1	1	0	0	1	0	1	0	1	1 6 2 5
918	1	1	1	0	0	1	0	1	1	0	1 6 2 6
919	1	1	1	0	0	1	0	1	1	1	1 6 2 7
920	1	1	1	0	0	1	1	0	0	0	1 6 3 0
921	1	1	1	0	0	1	1	0	0	1	1 6 3 1
922	1	1	1	0	0	1	1	0	1	0	1 6 3 2
923	1	1	1	0	0	1	1	0	1	1	1 6 3 3
924	1	1	1	0	0	1	1	1	0	0	1 6 3 4
925	1	1	1	0	0	1	1	1	0	1	1 6 3 5
926	1	1	1	0	0	1	1	1	1	0	1 6 3 6
927	1	1	1	0	0	1	1	1	1	1	1 6 3 7
928	1	1	1	0	1	0	0	0	0	0	1 6 4 0
929	1	1	1	0	1	0	0	0	0	1	1 6 4 1
930	1	1	1	0	1	0	0	0	1	0	1 6 4 2
931	1	1	1	0	1	0	0	0	1	1	1 6 4 3
932	1	1	1	0	1	0	0	1	0	0	1 6 4 4
933	1	1	1	0	1	0	0	1	0	1	1 6 4 5
934	1	1	1	0	1	0	0	1	1	0	1 6 4 6
935	1	1	1	0	1	0	0	1	1	1	1 6 4 7
936	1	1	1	0	1	0	1	0	0	0	1 6 5 0
937	1	1	1	0	1	0	1	0	0	1	1 6 5 1
938	1	1	1	0	1	0	1	0	1	0	1 6 5 2
939	1	1	1	0	1	0	1	0	1	1	1 6 5 3
940	1	1	1	0	1	0	1	1	0	0	1 6 5 4
941	1	1	1	0	1	0	1	1	0	1	1 6 5 5
942	1	1	1	0	1	0	1	1	1	0	1 6 5 6
943	1	1	1	0	1	0	1	1	1	1	1 6 5 7
944	1	1	1	0	1	1	0	0	0	0	1 6 6 0
945	1	1	1	0	1	1	0	0	0	1	1 6 6 1
946	1	1	1	0	1	1	0	0	1	0	1 6 6 2
947	1	1	1	0	1	1	0	0	1	1	1 6 6 3
948	1	1	1	0	1	1	0	1	0	0	1 6 6 4
949	1	1	1	0	1	1	0	1	0	1	1 6 6 5
950	1	1	1	0	1	1	0	1	1	0	1 6 6 6
951	1	1	1	0	1	1	0	1	1	1	1 6 6 7
952	1	1	1	0	1	1	1	0	0	0	1 6 7 0
953	1	1	1	0	1	1	1	0	0	1	1 6 7 1
954	1	1	1	0	1	1	1	0	1	0	1 6 7 2
955	1	1	1	0	1	1	1	0	1	1	1 6 7 3
956	1	1	1	0	1	1	1	1	0	0	1 6 7 4
957	1	1	1	0	1	1	1	1	0	1	1 6 7 5
958	1	1	1	0	1	1	1	1	1	0	1 6 7 6
959	1	1	1	0	1	1	1	1	1	1	1 6 7 7

DEC.	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	OCTAL
960	1	1	1	1	0	0	0	0	0	0	1 7 0 0
961	1	1	1	1	0	0	0	0	0	1	1 7 0 1
962	1	1	1	1	0	0	0	0	1	0	1 7 0 2
963	1	1	1	1	0	0	0	0	1	1	1 7 0 3
964	1	1	1	1	0	0	0	1	0	0	1 7 0 4
965	1	1	1	1	0	0	0	1	0	1	1 7 0 5
966	1	1	1	1	0	0	0	1	1	0	1 7 0 6
967	1	1	1	1	0	0	0	1	1	1	1 7 0 7
968	1	1	1	1	0	0	1	0	0	0	1 7 1 0
969	1	1	1	1	0	0	1	0	0	1	1 7 1 1
970	1	1	1	1	0	0	1	0	1	0	1 7 1 2
971	1	1	1	1	0	0	1	0	1	1	1 7 1 3
972	1	1	1	1	0	0	1	1	0	0	1 7 1 4
973	1	1	1	1	0	0	1	1	0	1	1 7 1 5
974	1	1	1	1	0	0	1	1	1	0	1 7 1 6
975	1	1	1	1	0	0	1	1	1	1	1 7 1 7
976	1	1	1	1	0	1	0	0	0	0	1 7 2 0
977	1	1	1	1	0	1	0	0	0	1	1 7 2 1
978	1	1	1	1	0	1	0	0	1	0	1 7 2 2
979	1	1	1	1	0	1	0	0	1	1	1 7 2 3
980	1	1	1	1	0	1	0	1	0	0	1 7 2 4
981	1	1	1	1	0	1	0	1	0	1	1 7 2 5
982	1	1	1	1	0	1	0	1	1	0	1 7 2 6
983	1	1	1	1	0	1	0	1	1	1	1 7 2 7
984	1	1	1	1	0	1	1	0	0	0	1 7 3 0
985	1	1	1	1	0	1	1	0	0	1	1 7 3 1
986	1	1	1	1	0	1	1	0	1	0	1 7 3 2
987	1	1	1	1	0	1	1	0	1	1	1 7 3 3
988	1	1	1	1	0	1	1	1	0	0	1 7 3 4
989	1	1	1	1	0	1	1	1	0	1	1 7 3 5
990	1	1	1	1	0	1	1	1	1	0	1 7 3 6
991	1	1	1	1	0	1	1	1	1	1	1 7 3 7
992	1	1	1	1	1	0	0	0	0	0	1 7 4 0
993	1	1	1	1	1	0	0	0	0	1	1 7 4 1
994	1	1	1	1	1	0	0	0	1	0	1 7 4 2
995	1	1	1	1	1	0	0	0	1	1	1 7 4 3
996	1	1	1	1	1	0	0	1	0	0	1 7 4 4
997	1	1	1	1	1	0	0	1	0	1	1 7 4 5
998	1	1	1	1	1	0	0	1	1	0	1 7 4 6
999	1	1	1	1	1	0	0	1	1	1	1 7 4 7
1000	1	1	1	1	1	0	1	0	0	0	1 7 5 0
1001	1	1	1	1	1	0	1	0	0	1	1 7 5 1
1002	1	1	1	1	1	0	1	0	1	0	1 7 5 2
1003	1	1	1	1	1	0	1	0	1	1	1 7 5 3
1004	1	1	1	1	1	0	1	1	0	0	1 7 5 4
1005	1	1	1	1	1	0	1	1	0	1	1 7 5 5
1006	1	1	1	1	1	0	1	1	1	0	1 7 5 6
1007	1	1	1	1	1	0	1	1	1	1	1 7 5 7
1008	1	1	1	1	1	1	0	0	0	0	1 7 6 0
1009	1	1	1	1	1	1	0	0	0	1	1 7 6 1
1010	1	1	1	1	1	1	0	0	1	0	1 7 6 2
1011	1	1	1	1	1	1	0	0	1	1	1 7 6 3
1012	1	1	1	1	1	1	0	1	0	0	1 7 6 4
1013	1	1	1	1	1	1	0	1	0	1	1 7 6 5
1014	1	1	1	1	1	1	0	1	1	0	1 7 6 6
1015	1	1	1	1	1	1	0	1	1	1	1 7 6 7
1016	1	1	1	1	1	1	1	0	0	0	1 7 7 0
1017	1	1	1	1	1	1	1	0	0	1	1 7 7 1
1018	1	1	1	1	1	1	1	0	1	0	1 7 7 2
1019	1	1	1	1	1	1	1	0	1	1	1 7 7 3
1020	1	1	1	1	1	1	1	1	0	0	1 7 7 4
1021	1	1	1	1	1	1	1	1	0	1	1 7 7 5
1022	1	1	1	1	1	1	1	1	1	0	1 7 7 6
1023	1	1	1	1	1	1	1	1	1	1	1 7 7 7



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
ROMs AND PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9



CHAPTER 7

- Data Sheets

F10145A

16x4 REGISTER FILE (RAM) F10K-VOLTAGE COMPENSATED ECL



GENERAL DESCRIPTION — The F10145A is a high speed 64-bit Random Access Memory organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data bussing are facilitated by the output disabling features of the Chip Select (\overline{CS}) and Write Enable (\overline{WE}) inputs.

A HIGH signal on \overline{CS} prevents read and write operations and forces the outputs to the LOW state. When \overline{CS} is LOW, the \overline{WE} input controls chip operations. A HIGH signal on \overline{WE} disables the Data input (D_n) buffers and enables readout from the memory location determined by the Address (A_n) inputs. A LOW signal on \overline{WE} forces the Q_n outputs LOW and allows data on the D_n inputs to be stored in the addressed location. Data exits in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

- READ ACCESS TIME — 7 ns TYP
- 50 k Ω INPUT PULL-DOWN RESISTORS
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- CHIP SELECT ACCESS TIME — 4 ns TYP
- VOLTAGE COMPENSATED, INSENSITIVE TO POWER SUPPLY VARIATIONS
- FULLY COMPATIBLE WITH ALL 10,000 SERIES ECL

PIN NAMES

\overline{CS}	Chip Select
A_n	Address Lines
D_n	Data Input Lines
\overline{WE}	Write Enable
Q_n	Data Output Lines



FAIRCHILD ECL • F10145A

DC CHARACTERISTICS: $V_{EE} = -5.2 \text{ V}$, $V_{CC} = \text{GND}$



SYMBOL	CHARACTERISTIC	LIMITS			UNITS	T_A	CONDITIONS		
		B	TYP	A					
V_{OH}	Output Voltage HIGH	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C	$V_{IN} = V_{IHA}$ or V_{ILB}	Loading is 50 Ω to -2 V	
V_{OL}	Output Voltage LOW	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C			
V_{OHC}	Output Voltage HIGH	-1020 -980 -920			mV	0°C 25°C 75°C			$V_{IN} = V_{IHB}$ or V_{ILA}
V_{OLC}	Output Voltage LOW			-1645 -1630 -1605	mV	0°C 25°C 75°C			
V_{IH}	Input Voltage HIGH	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C	Guaranteed Input Voltage HIGH for All Inputs		
V_{IL}	Input Voltage LOW	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C	Guaranteed Input Voltage LOW for All Inputs		
I_{IH}	Input Current HIGH Pins 3, 6, 7, 9, 10 Pins 4, 5, 11, 12, 13			200 220	μA	25°C	$V_{IN} = V_{IHA}$		
I_{IL}	Input Current LOW	0.5			μA	25°C	$V_{IN} = V_{ILB}$		
I_{EE}	Supply Current	-130	-100		mA	25°C	Inputs and Outputs Open		

AC CHARACTERISTICS: $V_{EE} = -5.2 \text{ V}$, $T_A = 25^\circ\text{C}$

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		B	TYP	A		
t_{ACS}	Access/Recovery Times					
t_{RCS}	Chip Select Access	3.0	4.5	6.0	ns	Figures 1, 3
t_{AA}	Chip Select Recovery	3.0	4.5	6.0	ns	
	Address Access	4.5	6.5	9.0	ns	
t_{WSD}	Write Times					
	Set-Up					
	Data	4.5	3.0		ns	Figures 1, 2a
t_{WSCS}	Chip Select	4.5	2.5		ns	
t_{WSA}	Address	3.5	1.5		ns	
	Hold					
t_{WHD}	Data	-1.0	-2.5		ns	
t_{WHCS}	Chip Select	0.5	0.0		ns	
t_{WHA}	Address	1.0	-1.0		ns	
t_{WR}	Write Recovery Time	3.0	4.5	6.0	ns	Figures 1, 3
t_{WS}	Write Disable Time	3.0	4.5	6.0	ns	
t_W	Write Pulse Width, Min	4.0	2.5		ns	Figures 1, 2a
t_{CS}	Chip Select Pulse Width, Min	4.0	2.5		ns	
t_{CSD}	Select Times					
	Set-Up					
	Data	4.5	3.0		ns	Figures 1, 2b
t_{CSW}	Write Enable	4.5	2.5		ns	
t_{CSA}	Address	3.5	1.5		ns	
	Hold					
t_{CHD}	Data	-1.0	-2.5		ns	
t_{CHW}	Write Enable	0.5	0.0		ns	
t_{CHA}	Address	1.0	-1.0		ns	
t_{TLH}	Transition Times					
	20% to 80%	1.5	2.5	3.9	ns	Figures 1, 3
t_{THL}	80% to 20%	1.5	2.5	3.9	ns	

SWITCHING CIRCUIT AND WAVEFORMS





Fig. 1



L_1 and L_2 = equal length 50Ω impedance lines
 R_T = 50Ω termination of scope
 C_L = jig and stray capacitance ≤ 5.0 pF
 Decoupling $0.1 \mu\text{F}$ from gnd to V_{EE} and V_{CC}
 $V_{CC1} = V_{CC2} = 2.0$ V
 $V_{EE} = -3.2$ V
 Open input = LOW

*ONE OR MORE GENERATORS, AS REQUIRED


Fig. 2. WRITE MODES




WAVEFORMS (Cont'd)

Fig. 3. READ MODES


ADDRESS INPUT TO DATA OUTPUT (\overline{WE} = HIGH, \overline{CS} = LOW)



CHIP SELECT INPUT TO DATA OUTPUT (\overline{WE} = HIGH)



WRITE ENABLE INPUT TO DATA OUTPUT (\overline{CS} = LOW)



ECL ISOPLANAR MEMORY F10405

128x1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL

GENERAL DESCRIPTION - The F10405 is a 128-bit Read/Write Random Access Memory, organized 128 words by one bit. It has typical access time of 12 ns and is designed for high speed scratch pad, control and buffer storage applications. It is fully compatible with F10K voltage compensated ECL and is usable with fully compensated F95K ECL and uncompensated 10,000 ECL.


The F10405 has full address decoding on chip, separate Data In and non-inverted Data Out lines and three active LOW Chip Select lines.

The F10405 is packaged in the hermetic ceramic 16-pin dual in-line package and specified for operation over the temperature range 0°C to 75°C.

- FULLY COMPATIBLE WITH F10K ECL
- READ ACCESS TIME - 12 ns TYP
- 50 kΩ INPUT PULL DOWN RESISTORS ON CHIP SELECT
- USABLE WITH F95K AND UNCOMPENSATED 10,000 ECL
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- CHIP SELECT ACCESS TIME - 5 ns TYP



PIN NAMES

$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$	Chip Select Inputs
A_n	Address Inputs
DIN	Data Input
DOUT	Data Output
WE	Write Enable Input



VCC = GND (Pins 1 and 16)
VEE = -5.2 V (Pin 8)

CONNECTION DIAGRAM DIP (TOP VIEW)



FAIRCHILD ECL ISOPLANAR MEMORY • F10405

FUNCTIONAL DESCRIPTION — The F10405 is a fully decoded read/write random access ECL memory, organized 128 words by one bit. The desired word is selected by a 7-bit address (A0 to A6).

The Chip Selects and Write Enable are active LOW. Three Chip Selects are provided for memory expansion. This permits memory array expansion up to 1024 words with the 9538 decoder. For larger memories, the third Chip Select line permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} (pin 12). With \overline{WE} held LOW, and the chip selected, the data at D_{IN} is written into the addressed location. To Read, \overline{WE} is held HIGH, and the chip is selected. Data in the addressed location is presented at D_{OUT} and is read out non-inverted. The D_{OUT} is LOW except when reading a stored HIGH.

Open emitter outputs are provided on the F10405 to allow maximum flexibility in output wired-OR connections for memory expansion. A write operation may be performed with the write pulse applied to one of the Chip Select inputs. The two other Chip Selects and the Write Enable must be LOW.

TABLE 1 — TRUTH TABLE

INPUT					OUTPUT	MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D_{IN}		
X	X	H*	X	X	L	NOT SELECTED
L	L	L	L	L	L	WRITE "0"
L	L	L	L	H	L	WRITE "1"
L	L	L	H	X	D_{OUT}	READ

L = LOW Voltage Levels = -1.7 V
 H = HIGH Voltage Levels = -0.9 V
 (Nominal values)
 X = Don't Care
 *One or more Chip Selects HIGH

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V_{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

GUARANTEED OPERATING RANGES

SUPPLY VOLTAGE (V_{EE})			AMBIENT TEMPERATURE
MIN	TYP	MAX	Note 4
-5.46 V	-5.2 V	-4.94 V	0°C to +75°C

DC CHARACTERISTICS: $V_{EE} = -5.2$ V, $V_{CC} = GND$ (Notes 1-4)

SYMBOL	CHARACTERISTIC	LIMITS (Note 6)			UNITS	CONDITIONS	
		B	TYP	A			
V_{OH}	Output Voltage HIGH	-1000		-840	mV	$V_{IN} = V_{IHA}$ or V_{ILB}	
		-960		-810			
		-900		-720			
V_{OL}	Output Voltage LOW	-1870		-1665	mV	$V_{IN} = V_{IHA}$ or V_{ILB}	
		-1850		-1650			
		-1830		-1625			
V_{OHC}	Output Voltage HIGH	-1020			mV	$V_{IN} = V_{IHB}$ or V_{ILA}	
		-980					
		-920					
V_{OLC}	Output Voltage LOW			-1645	mV	$V_{IN} = V_{IHB}$ or V_{ILA}	
				-1630			
				-1605			
V_{IH}	Input Voltage HIGH	-1145		-840	mV	Guaranteed Input Voltage HIGH for All Inputs	
		-1105		-810			
		-1045		-720			
V_{IL}	Input Voltage LOW	-1870		-1490	mV	Guaranteed Input Voltage LOW for All Inputs	
		-1850		-1475			
		-1830		-1450			
I_{IH}	Input Current HIGH			200	μ A	0 to +75°C	$V_{IN} = V_{IHA}$
I_{IL}	Input Current LOW (Chip Selects)	0.5		160	μ A	+25°C	$V_{IN} = V_{ILB}$
I_{EE}	Power Supply Current		-90		mA	+25°C	Inputs and Output Open

Loading is
50 Ω to -2.0 V

FAIRCHILD ECL ISOPLANAR MEMORY • F10405

AC CHARACTERISTICS: $V_{EE} = -5.2V \pm 5\%$, Output Load = 50Ω , 10 pF to $-2.0V$, $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$ (Note 4)


SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS	
		MIN	TYP Note 3	MAX			
READ MODE							
tACS	Chip Select Access Time		5	8	ns	Fig. 1a & b Measured at 50% of Input to 50% of Output	
tRCS	Chip Select Recovery Time		5	8	ns		
tAA	Address Access Time (Note 5)		12	15	ns		
WRITE MODE							
tW	Write Pulse Width	8	6		ns	tWSA = 4 ns	
tWSD	Data Set-up Time Prior to Write	4	3		ns	Fig. 2 Measured at 50% of Input to Valid Output	
tWHD	Data Hold Time After Write	3	0		ns		
tWSA	Address Set-up Time	4	3		ns		
tWHA	Address Hold Time	3	2		ns		
tWSCS	Chip Select Set-up Time	4	3		ns		
tWHCS	Chip Select Hold Time	3	2		ns		
tWS	Write Disable Time		6	9	ns		
tWR	Write Recovery Time		6	10	ns		
RISE AND FALL TIME							
t _r	Output Rise Time		3		ns		Measured between 20% & 80% points. (Fig. 1a)
t _f	Output Fall Time		3		ns		
CAPACITANCE							
C _{IN}	Input Lead Capacitance		4	5	pF		
C _{OUT}	Output Lead Capacitance		7	8	pF		

NOTES:


1. Conditions for testing not shown in the tables are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{EE} = -5.2V$, $+25^\circ\text{C}$, and maximum loading.
4. Guaranteed with transverse air flow exceeding 400 linear F. P. M. and a two minute warm-up period.
Thermal resistance values of the package are:
 θ_{JA} (Junction to Ambient) = 90°C/Watt (still air)
 θ_{JA} (Junction to Ambient) = 50°C/Watt (at 400 F. P. M. air flow)
 θ_{JC} (Junction to Case) = 25°C/Watt
5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
6. DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET.
The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:
 "A" the value closest to positive infinity.
 "B" the value closest to negative infinity.

AC TEST LOAD AND WAVEFORM

LOADING CONDITIONS



INPUT LEVELS



All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 10\text{ pF}$ including Jig and Stray Capacitance
 $R_L = 50\Omega$ to $-2.0V$

READ MODE PROPAGATION DELAY FROM CHIP SELECT




Fig. 1a

READ MODE PROPAGATION DELAY FROM ADDRESS




Fig. 1b

WRITE MODE




Fig. 2

ECL ISOPLANAR MEMORY F10410

256×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL


GENERAL DESCRIPTION - The F10410 is a 256-bit Read/Write Random Access Memory, organized 256 words by one bit. It has typical access time of 18 ns and is designed for high speed scratch pad, control and buffer storage applications. The device includes full address decoding on the chip, has separate Data In and non-inverted Data Out lines, and has three active LOW Chip Select lines.

The F10410 is compatible with the F10K and uncompensated 10K ECL families and includes on-chip voltage compensation for improved noise margin. The device is packaged in the hermetic ceramic 16-pin dual in-line package and specified for operation over the temperature range 0°C to 75°C.

- COMPATIBLE WITH F10K AND UNCOMPENSATED ECL LOGIC
- READ ACCESS TIME - 18 ns TYP
- CHIP SELECT ACCESS TIME - 7 ns TYP
- POWER DISSIPATION - 1.8 mW/BIT
- 50 kΩ INPUT PULL-DOWN RESISTORS ON CHIP SELECT
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE
- ORGANIZED - 256 WORDS X 1 BIT


PIN NAMES

$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$	Chip Select Inputs
A ₀ - A ₇	Address Inputs
D _{IN}	Data Input
D _{OUT}	Data Output
\overline{WE}	Write Enable Input




V_{CC} = PIN 16
V_{EE} = PIN 8

CONNECTION DIAGRAM DIP(TOP VIEW)



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



FAIRCHILD ECL ISOPLANAR MEMORY • F10410

FUNCTIONAL DESCRIPTION – The F10410 is a fully decoded 256-bit Read/Write Random Access Memory, organized 256 words by one bit. Word selection is achieved by means of an 8-bit address A_0 to A_7 .

The active LOW Chip Select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the 10161 decoder. For larger memories, the fast chip select time permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 14). With \overline{WE} held LOW, and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH, and the chip selected. Data in the addressed location is presented at D_{OUT} and is read out non-inverted. The D_{OUT} is LOW except when reading a stored HIGH.

Open emitter outputs are provided on the F10410 to allow maximum flexibility in output wired-OR connection for memory expansion.

TABLE 1 – TRUTH TABLE

INPUT					OUTPUT	MODE		
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D_{IN}	D_{OUT}			
X	X	H*	X	X			L	NOT SELECTED
L	L	L	L	L			L	WRITE "0"
L	L	L	L	H			L	WRITE "1"
L	L	L	H	X	D_{OUT}	READ		

NOTE:
 L = LOW Voltage Levels = -1.7 V
 H = HIGH Voltage Levels = -0.9 V
 (Nominal Values)
 X = Don't Care

* One or more Chip Selects HIGH

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to 150°C
Temperature (Ambient) Under Bias	-55°C to 125°C
V_{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V_{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

GUARANTEED OPERATING RANGES

SUPPLY VOLTAGE (V_{EE})			AMBIENT TEMPERATURE
MIN	TYP	MAX	
-5.46 V	-5.2 V	-4.94 V	Note 4 0°C to 75°C

DC CHARACTERISTICS: $V_{EE} = -5.2$ V, Output Load = 50 Ω to -2.0 V, $T_A = 0^\circ$ C to 75°C (Note 4)

SYMBOL	CHARACTERISTIC	B LIMIT	TYP (Note 3)	A LIMIT	UNITS	CONDITIONS	
V_{OH}	Output HIGH Voltage	-1000		-840	mV	0°C	$V_{IN} = V_{IHA}$ or V_{ILB}
		-960		-810		+25°C	
		-900		-720		+75°C	
V_{OL}	Output LOW Voltage	-1870		-1665	mV	0°C	
		-1850		-1650		+25°C	
		-1830		-1625		+75°C	
V_{OHC}	Output HIGH Voltage	-1020			mV	0°C	$V_{IN} = V_{IHB}$ or V_{ILA}
		-980				+25°C	
		-920				+75°C	
V_{OLC}	Output LOW Voltage			-1645	mV	0°C	
				-1630		+25°C	
				-1605		+75°C	
V_{IH}	Input HIGH Voltage	-1145		-840	mV	0°C	Guaranteed Input Voltage HIGH for All Inputs
		-1105		-810		+25°C	
		-1045		-720		+75°C	
V_{IL}	Input LOW Voltage	-1870		-1490	mV	0°C	Guaranteed Input Voltage LOW for All Inputs
		-1850		-1475		+25°C	
		-1830		-1450		+75°C	
I_{IH}	Input HIGH Current			220	μ A	0 to +75°C	$V_{IN} = V_{IHA}$
I_{IL}	Input LOW Current (\overline{CS}) All Others	0.5		170	μ A	+25°C	
		-50					
I_{EE}	Power Supply Current (Pin 8)		-85		mA	+75°C	All Inputs and Outputs Open
		-130	-95			0°C	

FAIRCHILD ECL ISOPLANAR MEMORY • F10410

AC CHARACTERISTICS: $V_{EE} = -5.2 \text{ V} \pm 5\%$, Output Load = 50Ω , 30 pF to -2.0 V , $T_A = 0^\circ\text{C}$ to 75°C (Note 4)


SYMBOL	PARAMETER	MIN LIMIT	TYP (Note 3)	MAX LIMIT	UNITS	CONDITIONS
READ MODE						
t_{ACS}	Chip Select Access Time		7	12	ns	Fig. 1a & b Measured at 50% of Input to Valid Output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH}). Note 5.
t_{RCS}	Chip Select Recovery Time		7	12	ns	
t_{AA}	Address Access Time		18	30	ns	
WRITE MODE						
t_W	Write Pulse Width	25	15		ns	$t_{WSA} = 8 \text{ ns}$
t_{WSD}	Data Set-up Time Prior to Write	5	3		ns	$t_W = 25 \text{ ns}$ Fig. 2 Measured at 50% of Input to Valid Output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH})
t_{WHD}	Data Hold Time After Write	5	3		ns	
t_{WAS}	Address Set-up Time	8	5		ns	
t_{WHA}	Address Hold Time	5	0		ns	
t_{WSCS}	Chip Select Set-up Time	5	3		ns	
t_{WHCS}	Chip Select Hold Time	5	3		ns	
t_{WS}	Write Disable Time	3	7		ns	
t_{WR}	Write Recovery Time		8	20	ns	
RISE AND FALL TIME						
t_r	Output Rise Time		5		ns	Measured between 20% & 80% points. (Fig. 1a)
t_f	Output Fall Time		5		ns	
CAPACITANCE						
C_{IN}	Input Lead Capacitance		4	5	pF	Measure with a Pulse Technique
C_{OUT}	Output Lead Capacitance		7	8	pF	

NOTES:


1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
2. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{EE} = -5.2 \text{ V}$, $T_A = +25^\circ\text{C}$ and maximum loading.
4. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and two minute warm up period. Typical thermal resistance values of the package are:
 θ_{JA} (Junction to Ambient) = 90°C/Watt (still air)
 θ_{JA} (Junction to Ambient) = 50°C/Watt (at 400 F.P.M. air flow)
 θ_{JC} (Junction to Case) = 25°C/Watt
5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
6. **DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:**
 The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:
 "A" the value closest to positive infinity.
 "B" the value closest to negative infinity.

AC TEST LOAD AND WAVEFORMS

LOADING CONDITIONS



INPUT LEVELS



All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 30 \text{ pF}$ including Jig and Stray Capacitance
 $R_L = 50 \Omega$ to -2.0 V

READ MODE PROPAGATION DELAY FROM CHIP SELECT




Fig. 1a

READ MODE PROPAGATION DELAY FROM ADDRESS




Fig. 1b

WRITE MODE




Fig. 2




Fig. 3.

ECL ISOPLANAR MEMORY F10411

256×1—BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL




GENERAL DESCRIPTION — The F10411 is a low voltage 256-bit Read/Write Random Access Memory, organized 256 words by one bit. It has a 20 ns typical access time and is designed for high speed scratchpad, control and buffer storage applications. The device includes full address decoding on the chip, has separate Data In and non-inverted Data Out lines, and has three active LOW Chip Select lines.

The F10411 is compatible with the F10K and uncompensated 10K ECL families and includes on-chip voltage compensation for improved noise margin. The device is packaged in the hermetic ceramic 16-pin dual in-line package and specified for operation over the temperature range 0°C to 75°C.

- OPERATES WITH REDUCED POWER SUPPLY VOLTAGE
- READ ACCESS TIME — 20 ns TYP
- CHIP SELECT ACCESS TIME — 7 ns TYP
- POWER DISSIPATION — 1.4 mW / BIT TYP
- 50 kΩ INPUT PULL-DOWN RESISTORS ON CHIP SELECT
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE
- ORGANIZED 256 WORDS X 1 BIT

PIN NAMES

$\overline{CS}_1 - \overline{CS}_3$	Chip Select Inputs
$A_0 - A_7$	Address Inputs
D_{IN}	Data Input
D_{OUT}	Data Output
\overline{WE}	Write Enable Input



FAIRCHILD ECL ISOPLANAR MEMORY • F10411

FUNCTIONAL DESCRIPTION – The F10411 is a fully decoded 256-bit Read/Write Random Access Memory, organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A₀ thru A₇.

The active LOW Chip Select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the 10161 decoder. For larger memories, the fast chip select time permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 14). With \overline{WE} held LOW, and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH, and the chip selected. Data in the addressed location is presented at D_{OUT} and is read out non-inverted. The D_{OUT} is LOW except when reading a stored HIGH.

Open emitter outputs are provided on the F10411 to allow maximum flexibility in output wired-OR connection for memory expansion.

TABLE I – TRUTH TABLE

INPUTS					OUTPUT	MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D _{IN}		
X	X	H*	X	X	L	Not Selected
L	L	L	L	L	L	Write "0"
L	L	L	L	H	L	Write "1"
L	L	L	H	X	D _{OUT}	Read

L = LOW Voltage Levels = -1.7 V
 H = HIGH Voltage Levels = -0.9 V
 (Nominal values)
 X = Don't Care
 *One or more Chip Selects HIGH

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to 150°C
Temperature (Ambient) Under Bias	-55°C to 125°C
V _{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V _{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

GUARANTEED OPERATING RANGES

SUPPLY VOLTAGE (V _{EE})			AMBIENT TEMPERATURE Note 4
MIN	TYP	MAX	
-4.46 V	-4.25 V	-4.04 V	0°C to 75°C

FAIRCHILD ECL ISOPLANAR MEMORY • F10411

DC CHARACTERISTICS: $V_{EE} = -4.25$ V, Output Load = 50 Ω to -2.0 V, $T_A = 0^\circ\text{C}$ to 75°C (Note 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	T_A	CONDITIONS
		B LIMIT	TYP (Note 3)	A LIMIT			
V_{OH}	Output HIGH Voltage	-1000 -960 -900		-840 -810 -720	mV	0°C $+25^\circ\text{C}$ $+75^\circ\text{C}$	Loading is 50 Ω to -2.0 V
V_{OL}	Output LOW Voltage	-1870 -1850 -1830		-1605 -1590 -1565	mV	0°C $+25^\circ\text{C}$ $+75^\circ\text{C}$	
V_{OHC}	Output HIGH Voltage	-1020 -980 -920			mV	0°C $+25^\circ\text{C}$ $+75^\circ\text{C}$	
V_{OLC}	Output LOW Voltage			-1585 -1570 -1545	mV	0°C $+25^\circ\text{C}$ $+75^\circ\text{C}$	
V_{IH}	Input HIGH Voltage	-1045 -1025 -1000		-735 -705 -615	mV	0°C $+25^\circ\text{C}$ $+75^\circ\text{C}$	Guaranteed Input Voltage HIGH for All Inputs
V_{IL}	Input LOW Voltage	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C $+25^\circ\text{C}$ $+75^\circ\text{C}$	Guaranteed Input Voltage LOW for All Inputs
I_{IH}	Input HIGH Current			200	μA	0 to $+75^\circ\text{C}$	$V_{IN} = V_{IHA}$
I_{IL}	Input LOW Current (CS) All Others	0.5 -50		150	μA	$+25^\circ\text{C}$	$V_{IN} = V_{ILB}$
I_{EE}	Power Supply Current (Pin 8)	-125	-80 -90		mA mA	$+75^\circ\text{C}$ 0°C	All Inputs and Outputs Open

AC CHARACTERISTICS: $V_{EE} = -4.25$ V $\pm 5\%$, Output Load = 50 Ω , 30 pF to -2.0 V, $T_A = 0^\circ\text{C}$ to 75°C (Note 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN LIMIT	TYP (Note 3)	MAX LIMIT		
READ MODE						
t_{ACS}	Chip Select Access Time		7	12	ns	Fig. 1a and b Measured at 50% of Input to Valid Output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH}). Note 5.
t_{RCS}	Chip Select Recovery Time		7	12	ns	
t_{AA}	Address Access Time		20	35	ns	
WRITE MODE						
t_W	Write Pulse Width	30	20		ns	$t_{WSA} = 10$ ns
t_{WSD}	Data Set-Up Time Prior to Write	7	3		ns	Fig. 2 Measured at 50% of Input to Valid Output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH})
t_{WHD}	Data Hold Time After Write	7	3		ns	
t_{WSA}	Address Set-Up Time	10	6		ns	
t_{WHA}	Address Hold Time	5	0		ns	
t_{WSCS}	Chip Select Set-Up Time	5	3		ns	
t_{WHCS}	Chip Select Hold Time	5	3		ns	
t_{WS}	Write Disable Time	3	7		ns	
t_{WR}	Write Recovery Time		9	20	ns	
RISE AND FALL TIME						
t_r	Output Rise Time		5		ns	Measured between 20% and 80% points. (Fig. 1a)
t_f	Output Fall Time		5		ns	
CAPACITANCE						
C_{IN}	Input Load Capacitance		4	5	pF	Measure with a Pulse Technique
C_{OUT}	Output Load Capacitance		7	8	pF	


FAIRCHILD ECL ISOPLANAR MEMORY • F10411

NOTES:


1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
2. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{EE} = -4.25\text{ V}$, $T_A = +25^\circ\text{C}$ and maximum loading.
4. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and a two minute warm-up period. Typical thermal resistance values of the package are:
 θ_{JA} (Junction to Ambient) = 90°C/Watt (still air)
 θ_{JA} (Junction to Ambient) = 50°C/Watt (at 400 F.P.M. air flow)
 θ_{JC} (Junction to Case) = 25°C/Watt
5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
6. DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET.
 The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:
 "A" the value closest to positive infinity.
 "B" the value closest to negative infinity.

AC TEST LOAD AND WAVEFORMS

LOADING CONDITIONS



INPUT LEVELS



All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 30\text{ pF}$ including Jig and Stray Capacitance
 $R_L = 50\ \Omega$ to -2.0 V

READ MODE PROPAGATION DELAY FROM CHIP SELECT




Fig. 1a

READ MODE PROPAGATION DELAY FROM ADDRESS




Fig. 1b

7

FAIRCHILD ECL ISOPLANAR MEMORY • F10411

WRITE MODE




Fig. 2

4096-WORD X N-BIT SYSTEM




Fig. 3

ECL ISOPLANAR MEMORY F10415 / F10415A

1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL




GENERAL DESCRIPTION — The F10415 and F10415A are 1024-bit Read/Write Random Access Memories organized 1024 words by one bit. They are designed for high speed scratch pad, control and buffer storage applications. Both include full address decoding on the chip, have separate Data In and non-inverted Data Out lines, and active LOW Chip Select lines. They are compatible with F10K and uncompensated 10K ECL families and include on-chip voltage compensation for improved noise margin.

The F10415 and F10415A are packaged in a hermetic ceramic 16-pin dual in-line package and are specified for operation over the temperature range 0°C to 75°C.

- COMPATIBLE WITH F10K AND UNCOMPENSATED 10K ECL LOGIC
- TYPICAL READ ACCESS TIME
 - F10415 — 35 ns
 - F10415A — 25 ns
- TYPICAL CHIP SELECT ACCESS TIME
 - F10415 — 15 ns
 - F10415A — 7 ns
- ORGANIZED 1024 WORDS X 1 BIT
- OPEN EMITTER OUTPUT FOR EASE OF MEMORY EXPANSION
- POWER DISSIPATION 0.5 mW/BIT
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE

PIN NAMES

\overline{CS}	Chip Select Input
A_0 to A_9	Address Inputs
D_{IN}	Data Input
D_{OUT}	Data Output
WE	Write Enable Input



FAIRCHILD ECL ISOPLANAR MEMORY • F10415/F10415A

FUNCTIONAL DESCRIPTION – The F10415 and F10415A are fully decoded 1024-bit Read/Write Random Access Memories organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A_0 to A_9 . One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select access time permits the decoding of Chip Select (\overline{CS}) from the address without increasing address access time. The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE}). With \overline{WE} and \overline{CS} held LOW, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and \overline{CS} held LOW. Data in the specified location is presented at D_{OUT} and is non-inverted.

An unterminated emitter-follower output is provided on the F10415 and F10415A to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F10415s or F10415As can be tied together. In other applications the wired-OR is not used. In either case an external 50 Ω pull down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	–65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
V_{EE} Pin Potential to Ground Pin	–7.0 V to +0.5 V
Input Voltage (dc)	V_{EE} to +0.5 V
Output Current (dc Output HIGH)	–30 mA to +0.1 mA

TABLE 1 – TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D_{IN}	OPEN EMITTER	
H	X	X	L	NOT SELECTED
L	L	L	L	WRITE "0"
L	L	H	L	WRITE "1"
L	H	X	D_{OUT}	READ

L = LOW Voltage Levels = -1.7 V
H = HIGH Voltage Levels = -0.9 V
(Nominal values)
X = Don't Care

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{EE})			AMBIENT TEMPERATURE See Note 4
	MIN	TYP	MAX	
F10415DC, F10415ADC	–5.46 V	–5.2 V	–4.94 V	0°C to 75°C

DC CHARACTERISTICS: $V_{EE} = -5.2$ V, Output Load = 50 Ω and 30 pF to -2.0 V, $T_A = 0^\circ\text{C}$ to 75°C (Note 4)

SYMBOL	CHARACTERISTIC	B LIMIT	TYP (Note 3)	A LIMIT	UNITS	T_A	CONDITIONS
V_{OH}	Output Voltage HIGH	–1000		–840	mV	0°C	$V_{IN} = V_{IHA}$ or V_{ILB} Loading is 50 Ω to -2.0 V
		–960		–810		+25°C	
		–900		–720		+75°C	
V_{OL}	Output Voltage LOW	–1870		–1665	mV	0°C	
		–1850		–1650		+25°C	
		–1830		–1625		+75°C	
V_{OHC}	Output Voltage HIGH	–1020			mV	0°C	$V_{IN} = V_{IHB}$ or V_{ILA}
		–980				+25°C	
		–920				+75°C	
V_{OLC}	Output Voltage LOW			–1645	mV	0°C	
				–1630		+25°C	
				–1605		+75°C	
V_{IH}	Input Voltage HIGH	–1145		–840	mV	0°C	Guaranteed Input Voltage HIGH for All Inputs
		–1105		–810		+25°C	
		–1045		–720		+75°C	
V_{IL}	Input Voltage LOW	–1870		–1490	mV	0°C	Guaranteed Input Voltage LOW for All Inputs
		–1850		–1475		+25°C	
		–1830		–1450		+75°C	
I_{IH}	Input Current HIGH			220	μA	0 to +75°C	$V_{IN} = V_{IHA}$
I_{IL}	Input Current LOW, \overline{CS}	0.5		170	μA	+25°C	$V_{IN} = V_{ILB}$
	All others	–50					
I_{EE}	Power Supply Current (Pin 8)		–90		mA	+75°C	All Inputs and Outputs Open
		–150	–105			0°C	

NOTES:


1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
2. The specified Limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{EE} = -5.2$ V, $T_A = 25^\circ\text{C}$ and maximum loading.
4. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Typical resistance values of the package are:
 θ_{JA} (Junction to Ambient) = 90°C/Watt (still air)
 θ_{JA} (Junction to Ambient) = 50°C/Watt (at 400 F.P.M. air flow)
 θ_{JC} (Junction to Case) = 25°C/Watt
5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
6. **DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:**

The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.


AC CHARACTERISTICS: $V_{EE} = -5.2 \text{ V} \pm 5\%$, Output Load = 50 Ω , 30 pF to -2.0 V, $T_A = 0^\circ \text{C}$ to 75°C

SYMBOL	PARAMETER	F10415ADC			F10415DC			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE									
t_{ACS}	Chip Select Access Time		7	10		15	30	ns	Fig 1a & b measured at 50 % of input to valid output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH})
t_{RCS}	Chip Select Recovery Time		7	10		20	35	ns	
t_{AA}	Address Access Time		25	35		35	60	ns	
WRITE MODE									
t_W	Write Pulse Width (to Guarantee writing)	25	20		35	25		ns	F10415A $t_{WSA} = 8 \text{ ns}$ F10415 $t_{WSA} = 20 \text{ ns}$
t_{WSD}	Data Set-up Time Prior to Write	5	0		5	0		ns	
t_{WHD}	Data Hold Time After Write	5	0		5	0		ns	
t_{WSA}	Address Set-up Time Prior to Write	8	5		20	15		ns	F10415A $t_W = 25 \text{ ns}$ F10415 $t_W = 35 \text{ ns}$
t_{WHA}	Address Hold Time After Write	4	1		5	1		ns	
t_{WSCS}	Chip Select Set-up Time Prior to Write	5	0		5	0		ns	Fig. 2 measured at 50 % of input to valid output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH})
t_{WHCS}	Chip Select Hold Time After Write	5	0		5	0		ns	
t_{WS}	Write Disable Time	10	7		30	20		ns	
t_{WR}	Write Recovery Time	10	7		30	20		ns	
RISE TIME AND FALL TIME									
t_r	Output Rise Time		5			5		ns	Measured between 20 % and 80 % points. (Fig. 1a)
t_f	Output Fall Time		5			5		ns	
CAPACITANCE									
C_{IN}	Input Pin Capacitance		4	5		4	5	pF	Measure with a Pulse Technique
C_{OUT}	Output Pin Capacitance		7	8		7	8	pF	

LOADING CONDITIONS



INPUT LEVELS



All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 30 \text{ pF}$ including Jig and Stray Capacitance
 $R_T = 50 \Omega$ Termination of Scope

READ MODE PROPAGATION DELAY FROM CHIP SELECT




Fig. 1a

READ MODE PROPAGATION DELAY FROM ADDRESS




Fig. 1b

WRITE MODE





Fig. 2


APPLICATIONS



4096-WORD X 1-BIT SYSTEM

Fig. 3

APPLICATIONS(Cont'd)



16,384-WORD X n-BIT SYSTEM
Fig. 4

F100415

ECL ISOPLANAR MEMORY

1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The F100415 is a 1024-bit Read/Write Random Access Memory organized as 1024 words by one bit per word. Designed for high speed scratchpad, control and buffer storage applications. The device is specified with a maximum read cycle time of 35 ns over the commercial temperature and voltage range.

With on-chip voltage and temperature compensation, this memory is compatible with the F100K and F95K Series of ECL logic.




Other features include full address decoding on chip, separate Data In and non-inverting Data Out lines, and an active LOW Chip Select input.

The F100415 is packaged in a hermetic ceramic 16-pin dual in-line package and is specified for operation over the 0°C to +85°C temperature range.

- COMPATIBLE WITH F100K AND F95K ECL LOGIC
- MAXIMUM CYCLE TIME OF 35 ns OVER TEMPERATURE
- OPEN EMITTER OUTPUTS FOR EASE OF MEMORY EXPANSION
- ORGANIZATION – 1024 WORDS X 1 BIT
- POWER DISSIPATION OF 0.5 mW/BIT

PIN NAMES

\overline{CS}	Chip Select Input
A ₀ to A ₉	Address Inputs
D _{IN}	Data Input
D _{OUT}	Data Output
\overline{WE}	Write Enable Input



F10416 / F100416

ECL ISOPLANAR MEMORY

256x4-BIT PROGRAMMABLE READ ONLY MEMORY


DESCRIPTION – The F10416 and F100416 are fully decoded high speed 1024-bit field Programmable Read Only Memories, organized 256 words by four bits. The F10416 is voltage compensated and compatible with 10K ECL families. The 100416 is voltage and temperature compensated and compatible with the F100K family. Either device is enabled when \overline{CS} is LOW. Prior to programming, all outputs are active HIGH in the enabled state. Programmed bits will furnish LOW levels at corresponding outputs. When either device is disabled (\overline{CS} is HIGH) all outputs are forced LOW.

- ▶ **ADVANCED ISOPLANAR PROCESS**
- ▶ **FAST CYCLE TIME – 15 ns TYP**
- ▶ **ORGANIZATION – 256 WORDS X 4 BITS**
- ▶ **F10K AND UNCOMPENSATED 10K ECL LOGIC – F10416**
- ▶ **F100K LOGIC – F100416**
- ▶ **CHIP SELECT INPUT PROVIDES EASY MEMORY EXPANSION**
- ▶ **OPEN EMITTER OUTPUTS FOR MEMORY EXPANSION**
- ▶ **STANDARD 16-PIN DUAL IN-LINE PACKAGE**
- ▶ **FULL ADDRESS DECODING ON CHIP**

PIN NAMES

\overline{CS}	Chip Select Input
A ₀ to A ₇	Address Inputs
O ₁ to O ₄	Data Outputs


LOGIC DIAGRAM



V_{CP} = GND (Read only) = Pin 1
 V_{CP} = +12 V (Programming only) = Pin 1
 V_{CC} = GND = Pin 16


V_{EE} = Pin 8
 = Pin Numbers

LOGIC SYMBOL



V_{CP} = GND (Read only) = Pin 1
 V_{CP} = +12 V (Programming only) = Pin 1
 V_{CC} = GND = Pin 16
 V_{EE} = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
 V_{CP} (Pin 1) is connected to the Programmer (+12 V) during programming only.

TTL ISOPLANAR MEMORY 93410 / 93410A

256×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The 93410 and 93410A are high speed 256-bit TTL Random Access Memories with full decoding on chip. They are organized 256 words by one bit and are designed for scratchpad, buffer and distributed main memory applications. The devices have three Chip Select lines to simplify their use in larger memory systems. Address input pin locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. An uncommitted collector output is provided to permit "OR-ties" for ease of memory expansion.

- **ORGANIZATION – 256 WORDS X 1 BIT**
- **THREE HIGH SPEED CHIP SELECT INPUTS**
- **TYPICAL ACCESS TIME**

93410A	Commercial	35 ns
93410	Commercial	45 ns
93410	Military	45 ns
- **NON INVERTED DATA OUTPUT**
- **ON-CHIP DECODING**
- **POWER DISSIPATION – 1.8 mW/BIT**
- **POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE**

PIN NAMES

$\overline{CS}_1, \overline{CS}_2, CS_3$	Chip Select Inputs
$A_0 - A_7$	Address Inputs
D_{IN}	Data Input
D_{OUT}	Data Output
\overline{WE}	Write Enable


LOADING

(Notes a, b)


0.5 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.
0.5 U.L.

NOTES:

- a. 1 Unit Load (U.L.) = 40 μ A HIGH / 1.6 mA LOW
 b. 10 U.L. is the output LOW drive factor. An external pull-up resistor is needed to provide HIGH level drive capability. This output will sink a maximum of 16 mA at $V_{OUT} = 0.45$ V.




**CONNECTION DIAGRAM
DIP (TOP VIEW)**



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



V_{CC} = Pin 16
 GND = Pin 8
 ○ = Pin Numbers

FAIRCHILD ISOPLANAR TTL MEMORY • 93410/93410A

FUNCTIONAL DESCRIPTION – The 93410/93410A are fully decoded 256-bit Random Access Memories organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A₀ thru A₇.

Three Chip Select inputs are provided, two are active LOW (\overline{CS}_1 and \overline{CS}_2) and the third active HIGH (CS₃) for maximum logic flexibility. This permits memory array expansion up to 2048 words without the need for additional external decoders. For larger memories the fast chip select access time permits the decoding of Chip Select, CS, from the Address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} (pin 10). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is non-inverted.

Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93410s or 93410As can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R_L value must be used to provide a HIGH at the output when it is off. Any value of R_L within the range specified below may be used.

$$\frac{V_{CC} \text{ (MAX)}}{16 - \text{F.O. (1.6)}} \leq R_L \leq \frac{V_{CC} \text{ (MIN)} - V_{OH}}{N (I_{CEX}) + \text{F.O. (0.04)}}$$

R_L is in kΩ
 N = number of wired-OR outputs tied together
 F.O. = number of TTL Unit Loads (U.L.) driven
 I_{CEX} = Memory Output Leakage Current in mA
 V_{OH} = Required Output HIGH level at Output Node

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}.

TABLE I – TRUTH TABLE

INPUTS			\overline{WE}	D _{IN}	OUTPUT	MODE
CS ₁ PIN 5	CS ₂ PIN 6	CS ₃ PIN 7			D _{OUT}	
H	X	X	X	X	H	Not Selected
X	H	X	X	X	H	Not Selected
X	X	L	X	X	H	Not Selected
L	L	H	L	L	H	Write "0"
L	L	H	L	H	H	Write "1"
L	L	H	H	X	D _{OUT}	Read data from addressed location

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	–65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
V _{CC} Pin Potential to Ground Pin	–0.5 V to +7.0 V
*Input Voltage (dc)	–0.5 V to +5.5 V
*Input Current (dc)	–12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	0.5 V to +5.5 V
Output Current (dc) (Output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
 **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93410XC, 93410AXC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93410XM	4.50 V	5.0 V	5.50 V	–55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93410/93410A

DC CHARACTERISTICS: Over Operating Temperature Ranges. Notes 1, 2 and 3

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS		
		MIN	TYP	MAX				
V _{OL}	Output LOW Voltage		0.3	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA		
V _{IH}	Input HIGH Voltage	2.0	1.6		V	Guaranteed input logical HIGH voltage for all inputs.		
V _{IL}	Input LOW Voltage		1.5	0.85	V	Guaranteed input logical LOW voltage for all inputs.		
I _{IL}	Input LOW Current		-530	-800	μA	V _{CC} = MAX, V _{IN} = 0 V		
I _{IH}	Input HIGH Current		1.0	20	μA	V _{CC} = MAX, V _{IN} = 4.5 V		
I _{CEX}	Output Leakage Current		1.0	50	μA	V _{CC} = MAX, V _{OUT} = 4.5 V		
V _{CD}	Input Clamp Diode Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{JN} = -10 mA		
I _{CC}	Power Supply Current	93410XC 93410AXC		90	135	mA	T _A = +75°C	V _{CC} = MAX All inputs grounded See Power Supply vs Temp. Curve
				100	140		T _A = 0°C	
		93410XM		90	135		T _A = +125°C	
				100	145		T _A = -55°C	







AC CHARACTERISTICS: Over Operating Voltage and Temperature Range

SYMBOL	PARAMETER	93410AXC			93410XC			93410XM			UNITS	CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
READ MODE	DELAY TIMES											
t _{ACS}	Chip Select Access Time		20	25		25	30		25	40	ns	See Test Circuit and Waveforms Note 5
t _{RCS}	Chip Select Recovery Time		20	25		25	35		25	40	ns	
t _{AA}	Address Access Time		35	45		45	60		45	70	ns	
WRITE MODE	DELAY TIMES											
t _{WS}	Write Disable Time	10	20	35	10	20	40	10	20	50	ns	See Test Circuit and Waveforms Notes 6
t _{WR}	Write Recovery Time		25	35		25	40		25	50	ns	
	INPUT TIMING REQUIREMENTS											
t _W	Minimum Write Pulse Width	30	20		30	25		40	25		ns	
t _{WSD}	Data Set-up Time Prior to Write	5	0		5	0		5	0		ns	
t _{WHD}	Data Hold Time After Write	5	0		5	0		5	0		ns	
t _{WSA}	Address Set-up Time	10	0		10	0		10	0		ns	
t _{WHA}	Address Hold Time	5	0		5	0		5	0		ns	
t _{WSCS}	Chip Select Set-up Time	5	0		5	0		5	0		ns	
t _{WHCS}	Chip Select Hold Time	5	0		5	0		5	0		ns	
C _{IN}	Input Pin Capacitance		4	5		4	5		4	5	pF	Measured with a pulse technique
C _{OUT}	Output Pin Capacitance		7	8		7	8		7	8	pF	

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 - θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN. t_{WSA} measured at t_W = MIN.


TYPICAL ELECTRICAL CHARACTERISTICS




FAIRCHILD ISOPLANAR TTL MEMORY • 93410/93410A

AC TEST LOAD AND WAVEFORM

LOADING CONDITION




INPUT PULSES




AC WAVEFORMS

READ MODE

PROPAGATION DELAY FROM CHIP SELECT



PROPAGATION DELAY FROM ADDRESS



(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

WRITE MODE


CS₂
CS₁ CS₃
CHIP SELECT

A₀ to A₇
ADDRESS

D_{IN}
DATA IN

WE
WRITE ENABLE

DOUT
DATA OUTPUT



(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

TTL ISOPLANAR MEMORY 93411/93411A

256×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The 93411 and 93411A are high speed 256-bit TTL Random Access Memories with full decoding on chip. They are organized 256 words by one bit and are designed for scratchpad, buffer and distributed main memory applications. The devices have three chip select lines to simplify their use in larger memory systems. Address input pin locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. An uncommitted collector output is provided to permit "OR-ties" for ease of memory expansion.

● **REPLACEMENT FOR 54/74S206 AND EQUIVALENT DEVICES**

- **ORGANIZATION – 256 WORDS X 1 BIT**
- **THREE HIGH SPEED CHIP SELECT INPUTS**
- **TYPICAL ACCESS TIME**

93411A	Commercial	40 ns
93411	Commercial	45 ns
93411	Military	45 ns

- **ON CHIP DECODING**
- **POWER DISSIPATION – 1.8 mW/BIT**
- **POWER DISSIPATION DECREASES WITH TEMPERATURE**
- **INVERTED DATA OUTPUT**


PIN NAMES

$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$	Chip Select Inputs	0.5 U.L.
A ₀ – A ₇	Address Inputs	0.5 U.L.
D _{IN}	Data Input	0.5 U.L.
\overline{D}_{OUT}	Data Output	10 U.L.
WE	Write Enable	0.5 U.L.


NOTES:

- a. 1 Unit Load (U.L.) = 40 μ A HIGH / 1.6 mA LOW
- b. 10 U.L. is the output LOW drive factor. An external pull-up resistor is needed to provide HIGH level drive capability. This output will sink a maximum of 16 mA at $V_{OUT} = 0.45$ V.


LOGIC DIAGRAM



LOGIC SYMBOL



**CONNECTION DIAGRAM
DIP (TOP VIEW)**



NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAIRCHILD ISOPLANAR TTL MEMORY • 93411/93411A

FUNCTIONAL DESCRIPTION – The 93411/93411A are fully decoded 256-bit Random Access Memories organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A₀ thru A₇.

Three Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 12). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at $\overline{D_{OUT}}$.

Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93411s or 93411As can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of value R_L must be used to provide a HIGH at the output when it is off. Any value of R_L within the range specified below may be used.

$$\frac{V_{CC}(\text{MAX})}{16 - \text{F.O. (1.6)}} \leq R_L \leq \frac{V_{CC}(\text{MIN}) - V_{OH}}{n(I_{CEX}) + \text{F.O. (0.04)}}$$

R_L is in kΩ
 n = number of wired-OR outputs tied together
 F.O. = number of TTL Unit Loads (U.L.) driven
 I_{CEX} = Memory Output Leakage Current in mA
 V_{OH} = Required Output HIGH level at Output Node

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}.

TABLE I – TRUTH TABLE

INPUTS					OUTPUT	MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D _{IN}	$\overline{D_{OUT}}$	
PIN 3	PIN 4	PIN 5				
H	X	X	X	X	H	Not Selected
X	H	X	X	X	H	Not Selected
X	X	H	X	X	H	Not Selected
L	L	L	L	L	H	Write "0"
L	L	L	L	H	H	Write "1"
L	L	L	H	X	$\overline{D_{OUT}}$	Read inverted data from addressed location

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	–65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
V _{CC} Pin Potential to Ground Pin	–0.5 V to +7.0 V
*Input Voltage (dc)	–0.5 V to +5.5 V
*Input Current (dc)	–12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	–0.5 V to +5.50 V
Output Current (dc) (output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93411AXC, 93411XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93411XM	4.50 V	5.0 V	5.50 V	–55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93411/93411A

DC CHARACTERISTICS: Over Operating Temperature Ranges. Notes 1, 2 and 4

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS	
		MIN	TYP (Note 3)	MAX			
V _{OL}	Output LOW Voltage		0.3	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA	
V _{IH}	Input HIGH Voltage	2.0	1.6		V	Guaranteed Input Logical HIGH Voltage for all Inputs	
V _{IL}	Input LOW Voltage		1.5	0.85	V	Guaranteed Input Logical LOW Voltage for all Inputs	
I _{IL}	Input LOW Current		-530	-800	μA	V _{CC} = MAX, V _{IN} = 0 V	
I _{IH}	Input HIGH Current		1.0	20	μA	V _{CC} = MAX, V _{IN} = 4.5 V	
I _{CEX}	Output Leakage Current		1.0	50	μA	V _{CC} = MAX, V _{OUT} = 4.5 V	
V _{CD}	Input Clamp Diode Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA	
I _{CC}	Power Supply Current	93411XC	90	124	mA	T _A = +75°C	V _{CC} = MAX, WE Grounded, all other inputs @ 4.5 V, see Power Supply vs Temp. Curve
		93411AXC	100	135		T _A = 0°C	
		93411XM	90	117		T _A = +125°C	
			100	143		T _A = -55°C	

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6

SYMBOL	CHARACTERISTIC	93411AXC			93411XC			93411XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES											
t _{ACS}	Chip Select Time		25	30		25	30		25	40	ns	See Test Circuit and Waveforms Note 5
t _{RCS}	Chip Select Recovery Time		25	25		25	25		25	35		
t _{AA}	Address Access Time		40	45		45	55		45	65		
WRITE MODE	DELAY TIMES											
t _{WS}	Write Disable Time	10	20	35	10	20	35	10	20	45	ns	See Test Circuit and Waveforms Note 6
t _{WR}	Write Recovery Time		25	40		25	40		25	50		
t _W	INPUT TIMING REQUIREMENTS										ns	
	Write Pulse Width (to guarantee write)	40	25		40	25		50	25			
t _{WSD}	Data Set-Up Time Prior to Write	0	0		0	0		0	0			
t _{WHD}	Data Hold Time After Write	5	0		5	0		5	0			
t _{WSA}	Address Set-Up Time	0	0		0	0		0	0			
t _{WSA}	Address Set-Up Time	0	0		0	0		0	0			
t _{WHA}	Address Hold Time	5	0		5	0		5	0			
t _{WSCS}	Chip Select Set-Up Time	0	0		0	0		0	0			
t _{WHCS}	Chip Select Hold Time	5	0		5	0		5	0			
C _I	Input Lead Capacitance		4	5		4	4		4	5	pF	Measured with pulse technique
C _O	Output Lead Capacitance		7	8		7	8		7	8		

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.


θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.

θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.


- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN.

AC TEST LOAD AND WAVEFORM

LOADING CONDITION




INPUT PULSES




AC WAVEFORMS
READ MODE

PROPAGATION DELAY FROM CHIP SELECT




PROPAGATION DELAY FROM ADDRESS









(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

WRITE MODE




(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

TYPICAL ELECTRICAL CHARACTERISTICS



APPLICATIONS



256-WORD BY 8-BIT BUFFER MEMORY SYSTEM

TTL ISOPLANAR MEMORY 93L412

256x4-BIT FULLY DECODED RANDOM ACCESS MEMORY


DESCRIPTION – The 93L412 is a 1024-bit Read/Write Random Access Memory organized 256 words by four bits per word. The 93L412 has uncommitted collector outputs and is designed primarily for buffer control storage and high performance main memory applications. The device has a typical address access time of 45 ns.

- ISOPLANAR TECHNOLOGY
- ORGANIZATION – 256 WORDS X 4 BITS
- UNCOMMITTED COLLECTOR OUTPUTS
- STANDARD 22-PIN DUAL IN-LINE PACKAGE
- TWO CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- LOW POWER DISSIPATION – 0.27 mW/BIT TYP
- TYPICAL READ ACCESS TIME – 45 ns


PIN NAMES

A ₀ A ₇	Address Inputs
D ₁ D ₄	Data Inputs
\overline{CS}_1, CS_2	Chip Select Inputs
\overline{WE}	Write Enable Input
O ₁ O ₄	Data Outputs
\overline{OE}	Output Enable


LOGIC DIAGRAM




LOGIC SYMBOL



CONNECTION DIAGRAMS DIP (TOP VIEW)



FLATPAK (TOP VIEW)



FAIRCHILD ISOPLANAR TTL MEMORY • 93L412

FUNCTIONAL DESCRIPTION – The 93L412 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A₀ thru A₇.

Two Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, CS, from the address without increasing address access time.

The 93L412 has uncommitted collector outputs to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93L412s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of value R_L must be used to provide a HIGH at the output when it is off. Any value of R_L within the range specified below may be used.

$$\frac{V_{CC}(\text{MAX})}{8 - \text{F.O. (1.6)}}$$

$$\leq R_L \leq$$

$$\frac{V_{CC}(\text{MIN}) - V_{OH}}{N(I_{CEX}) + \text{F.O. (0.04)}}$$

R_L is in kΩ

N = number of wired-OR outputs tied together

F.O. = number of TTL Unit Loads (U.L.) driven

I_{CEX} = Memory Output Leakage Current in mA

V_{OH} = Required Output HIGH level at Output Node

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}.

TRUTH TABLE

INPUTS					OUTPUTS	MODE
OE PIN 18	CS ₁ PIN 19	CS ₂ PIN 17	WE PIN 20	D ₁ – 4 PINS 9,11,13,15	93L412 O.C.	
X	H	X	X	X	H	Not Selected
X	X	L	X	X	H	Not Selected
L	L	H	H	X	O ₁ – O ₄	Read Stored Data
X	L	H	L	L	H	Write "0"
X	L	H	L	H	H	Write "1"
H	L	H	H	X	H	Output Disabled
H	L	H	L	L	H	Write "0" (Output Disabled)
H	L	H	L	H	H	Write "1" (Output Disabled)

H HIGH Voltage; L LOW Voltage; X Don't Care (HIGH or LOW); OC Open Collector

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	–65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
V _{CC} Lead Potential to Ground Lead	–0.5 V to +7.0 V
Input Voltage (dc)*	–0.5 V to +5.5 V
Input Current (dc)*	–12 mA to +5.0 mA
Voltage Applied to Outputs (output HIGH)**	–0.5 V to +5.5 V
Output Current (dc)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs

**Output Current Limit Required

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93L412XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L412XM	4.50 V	5.0 V	5.50 V	55°C to +125°C

X package type, F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L412

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V_{OL}	Output LOW Voltage		0.3	0.45	V	$V_{CC} = \text{MIN}$, $I_{OL} = 8 \text{ mA}$
V_{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs
V_{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs
I_{IL}	Input LOW Current		-150	-300	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{IH}	Input HIGH Current		1.0	40	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 4.5 \text{ V}$
				1.0	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 5.25 \text{ V}$
V_{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	$V_{CC} = \text{MAX}$, $I_N = -10 \text{ mA}$
I_{CEX}	Output Leakage Current		1.0	100	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 4.5 \text{ V}$
I_{CC}	Power Supply Current	93L412XC	55	75	mA	$T_A = +75^\circ\text{C}$ $T_A = 0^\circ\text{C}$ $T_A = +125^\circ\text{C}$ $T_A = -55^\circ\text{C}$ $V_{CC} = \text{MAX}$, All Inputs and Outputs Open
		93L412XC	60	80		
		93L412XM	50	70		
		93L412XM	65	90		

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

SYMBOL	CHARACTERISTIC	93L412XC*			93L412XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t_{ACS}	Chip Select Time		20	35		20	45	ns	See Test Circuit and Waveforms
t_{RCS}	Chip Select Recovery Time		20	35		20	45		
t_{AOS}	Output Enable Time		20	35		20	45		
t_{ROS}	Output Enable Recovery Time		20	35		20	45		
t_{AA}	Address Access Time		45	60		45	75		
WRITE MODE	DELAY TIMES								
t_{WS}	Write Disable Time		20	40		20	45	ns	
t_{WR}	Write Recovery Time		25	45		25	50		
	INPUT TIMING REQUIREMENTS							ns	See Test Circuit and Waveforms
t_W	Write Pulse Width (to guarantee write)	45	30		55	35			
t_{WSD}	Data Set-Up Time Prior to Write	5	0		5	0			
t_{WHD}	Data Hold Time After Write	5	0		5	0			
t_{WSA}	Address Set-Up Time	10	0		10	0			
t_{WHA}	Address Hold Time	5	0		10	0			
t_{WSCS}	Chip Select Set-Up Time	5	0		5	0			
t_{WHCS}	Chip Select Hold Time	5	0		10	0			
C_I	Input Pin Capacitance		3	5		3	5	pF	Measure with Pulse Technique
C_O	Output Pin Capacitance		5	8		5	8		

*93L412XC with the specified ac characteristics will be available starting First Quarter 1977.


FAIRCHILD ISOPLANAR TTL MEMORY • 93L412

NOTES:


1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{CC} = 5.0$ V, $T_A = +25^\circ\text{C}$, and MAX loading.
4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = $50^\circ\text{C}/\text{Watt}$, Ceramic DIP; $65^\circ\text{C}/\text{Watt}$, Plastic DIP; NA, Flatpak.
 θ_{JA} (Junction to Ambient) (still air) = $90^\circ\text{C}/\text{Watt}$, Ceramic DIP; $110^\circ\text{C}/\text{Watt}$, Plastic DIP; NA, Flatpak.
 θ_{JC} (Junction to Case) = $25^\circ\text{C}/\text{Watt}$, Ceramic DIP; $25^\circ\text{C}/\text{Watt}$, Plastic DIP; $15^\circ\text{C}/\text{Watt}$, Flatpak.
5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
6. t_W measured at $t_{WSA} = \text{MIN}$, t_{WSA} measured at $t_W = \text{MIN}$.
7. Duration of short circuit should not exceed one second.

TYPICAL ELECTRICAL CHARACTERISTIC CURVES


**OUTPUT CURRENT VERSUS
OUTPUT VOLTAGE
(OUTPUT HIGH)**




**OUTPUT CURRENT VERSUS
OUTPUT VOLTAGE
(OUTPUT LOW)**




**POWER SUPPLY CURRENT
VERSUS TEMPERATURE**



**ADDRESS ACCESS TIME
VERSUS LOAD CAPACITANCE**




**INPUT CURRENT VERSUS
INPUT VOLTAGE
VERSUS TEMPERATURE**




FAIRCHILD ISOPLANAR TTL MEMORY • 93L412

AC TEST LOAD AND WAVEFORM


LOADING CONDITIONS



INPUT PULSES




WRITE MODE




READ MODE


PROPAGATION DELAY FROM CHIP SELECT



PROPAGATION DELAY FROM OUTPUT ENABLE



PROPAGATION DELAY FROM ADDRESS INPUTS



(All above measurements referenced to 1.5 V unless otherwise indicated)

TTL ISOPLANAR MEMORY 93L415

1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The 93L415 is a low power 1024-bit Read/Write Random Access Memory organized 1024 words by one bit. It has a typical access time of 35ns and is designed for buffer and control storage and high performance main memory applications requiring low power.




The 93L415 includes full decoding on chip, has separate Data Input and Data Output lines and an active LOW Chip Select line.

The device is fully compatible with the standard DTL and TTL logic families and has an uncommitted collector output for ease of memory expansion.

- FULL MIL AND COMMERCIAL RANGES
- TTL INPUTS AND OUTPUT
- NON-INVERTING DATA OUTPUT
- ORGANIZED 1024 WORDS X 1 BIT
- READ ACCESS TIME 35 ns TYPICAL
- CHIP SELECT ACCESS TIME 20 ns TYPICAL
- POWER DISSIPATION 0.20 mW/BIT TYPICAL
- UNCOMMITTED COLLECTOR OUTPUT
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE

PIN NAMES

\overline{CS}	Chip Select Input
$A_0 - A_9$	Address Inputs
\overline{WE}	Write Enable Input
D_{IN}	Data Input
D_{OUT}	Data Output



FAIRCHILD ISOPLANAR TTL MEMORY • 93L415

FUNCTIONAL DESCRIPTION — The 93L415 is a fully decoded 1024-bit Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ to A₉.

The Chip Select input allows memory array expansion. For large memories, the fast chip select access time permits decoding of the Chip Select (\overline{CS}) from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , Pin 14). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is non-inverted.

Uncommitted collector outputs are provided on the 93L415 to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93L415s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R_L value must be used to provide a HIGH at the output when it is off. Any R_L value within the range specified below may be used.

$$\frac{V_{CC}(\text{min})}{I_{OL} - FO(1.6)} \leq R_L \leq \frac{V_{CC}(\text{min}) - V_{OH}}{n(I_{CEX}) + FO(0.04)}$$

R_L is in kΩ
 n = number of wired-OR outputs tied together
 FO = number of TTL Unit Loads (UL) driven
 I_{CEX} = Memory Output Leakage Current
 V_{OH} = Required Output HIGH Level at Output Node
 I_{OL} = Output LOW Current

The minimum R_L value is limited by output current sinking ability. The maximum R_L value is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}. One Unit Load = 40 μA HIGH/1.6 mA LOW.

TABLE I — TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D _{IN}	Open Collector	
H	X	X	H	NOT SELECTED WRITE "0" WRITE "1" READ
L	L	L	H	
L	L	H	H	
L	H	X	D _{OUT}	

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
*Input Voltage (dc)	-0.5 V to +5.5 V
*Input Current (dc)	-12 mA to +5.0 mA
Voltage Applied to Outputs (Output HIGH)	-0.5 V to +5.5 V
Output Current (dc) (Output LOW)	+20 mA

*Either input voltage or input current limit is sufficient to protect the input.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE (Note 4)
	MIN	TYP	MAX	
93L415XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L415XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; D for Ceramic DIP, F for Flatpak, P for Plastic DIP. See packaging information section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L415

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V _{OL}	Output LOW Voltage		0.35	0.50	V	V _{CC} = MIN, I _{OL} = 16 mA
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs
I _{IL}	Input LOW Current		-150	-300	μA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{IH}	Input HIGH Current		1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V
I _{CEX}	Output Leakage Current		1.0	100	μA	V _{CC} = MAX, V _{OUT} = 4.5 V
V _{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA
I _{CC}	Power Supply Current			55	mA	T _A ≥ 75°C
			45	65	mA	T _A = 0°C
				75	mA	T _A = -55°C

V_{CC} = MAX,
All Inputs
Grounded

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)


SYMBOL	CHARACTERISTIC	93L415XC			93L415XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Time		20	40		20	45	ns	See Test Circuit and Waveforms
t _{RCS}	Chip Select Recovery Time		20	40		20	50		
t _{AA}	Address Access Time		35	60		35	70		
WRITE MODE	DELAY TIMES								
t _{WS}	Write Disable Time		20	45		20	45	ns	See Test Circuit and Waveforms.
t _{WR}	Write Recovery Time		20	45		30	55		
t _W	INPUT TIMING REQUIREMENTS								
	Write Pulse Width (to guarantee write)	45	25		50	25			
t _{WSD}	Data Set-Up Time Prior to Write	5	0		10	0			
t _{WHD}	Data Hold Time After Write	5	0		10	0			
t _{WSA}	Address Set-Up Time	10	0		10	0			
t _{WHA}	Address Hold Time	5	0		10	0			
t _{WSCS}	Chip Select Set-Up Time	5	0		10	0			
t _{WHCS}	Chip Select Hold Time	5	0		10	0			
C _I	Input Lead Capacitance		4	5		4	5	pF	
C _O	Output Lead Capacitance		7	8		7	8		

NOTES:


- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{CC} = 5.0 V, T_A = +25°C and maximum loading.
- The Operating Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic Dip; 65°C/Watt, Plastic Dip; N.A., Flatpak.
 θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic Dip; 110°C/Watt, Plastic Dip; N.A., Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic Dip; 25°C/Watt, Plastic Dip; 10°C/Watt, Flatpak.
- The maximum address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WHA} measured at t_W = MIN.

AC TEST LOAD AND WAVEFORM

LOADING CONDITION




INPUT PULSES




AC WAVEFORMS
READ MODE


PROPAGATION DELAY FROM CHIP SELECT



PROPAGATION DELAY FROM ADDRESS INPUTS









WRITE MODE




(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

FAIRCHILD ISOPLANAR TTL MEMORY • 93L415

TYPICAL ELECTRICAL CHARACTERISTICS



APPLICATIONS



Addressing for a 4096 bit memory plane by 16 bits (4K x 16) requires only half of a 9321 1-of-4 decoder and any necessary buffers.

TTL ISOPLANAR MEMORY 93415/93415A

1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION - The 93415 and 93415A are 1024-bit Read/Write Random Access Memories organized 1024 words by one bit. They are designed for buffer control storage and high performance main memory applications. The devices have typical access times of 30 ns for the 93415 and 25 ns for the 93415A.


The 93415 and 93415A include full decoding on chip, separate Data Input and Data Output lines and an active LOW Chip Select. They are fully compatible with standard DTL and TTL logic families and have an uncommitted collector output for ease of memory expansion.

- UNCOMMITTED COLLECTOR OUTPUT
- TTL INPUTS AND OUTPUT
- NON-INVERTING DATA OUTPUT
- ORGANIZED 1024 WORDS X 1 BIT
- TYPICAL READ ACCESS TIME

93415A	Commercial	25 ns
93415	Commercial	30 ns
93415	Military	40 ns
- CHIP SELECT ACCESS TIME 15 ns TYPICAL
- POWER DISSIPATION 0.5 mW/BIT TYPICAL
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE


PIN NAMES

\overline{CS}	Chip Select
A ₀ - A ₉	Address Inputs
WE	Write Enable
D _{IN}	Data Input
D _{OUT}	Data Output




VCC = Pin 16
GND = Pin 8

CONNECTION DIAGRAM DIP(TOP VIEW)



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



FAIRCHILD ISOPLANAR TTL MEMORY • 93415/93415A

FUNCTIONAL DESCRIPTION — The 93415/93415A are fully decoded 1024-bit Random Access Memories organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ to A₉.

The Chip Select input provides for memory array expansion. For large memories, the fast chip select access time permits the decoding of Chip Select (CS) from the address without affecting system performance.

The read and write operations are controlled by the state of the active **LOW** Write Enable (\overline{WE} , Pin 14). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is non-inverted.

Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93415s or 93415As can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R_L value must be used to provide a HIGH at the output when it is off. Any R_L value within the range specified below may be used.

$$\frac{V_{CC}(\text{MIN})}{I_{OL} - FO(1.6)} \leq R_L \leq \frac{V_{CC}(\text{MIN}) - V_{OH}}{n(I_{CEX}) + FO(0.04)}$$

R_L is in kΩ
 n = number of wired-OR outputs tied together
 FO = number of TTL Unit Loads (UL) driven
 I_{CEX} = Memory Output Leakage Current
 V_{OH} = Required Output HIGH Level at Output Node
 I_{OL} = Output LOW Current


The minimum R_L value is limited by output current sinking ability. The maximum R_L value is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}. One Unit Load = 40 μA HIGH/1.6 mA LOW.

TABLE I — TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D _{IN}	Open Collector	
H	X	X	H	NOT SELECTED
L	L	L	H	
L	L	H	H	WRITE "1"
L	H	X	D _{OUT}	READ

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)

TYPICAL INPUT AND OUTPUT CHARACTERISTICS



ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

- Storage Temperature -65°C to +150°C
- Temperature (Ambient) Under Bias -55°C to +125°C
- V_{CC} Pin Potential to Ground Pin -0.5 V to +7.0 V
- *Input Voltage (dc) -0.5 V to +5.5 V
- *Input Current (dc) -12 mA to +5.0 mA
- Voltage Applied to Outputs (Output HIGH) -0.5 V to +5.5 V
- Output Current (dc) (Output LOW) +20 mA

*Either input voltage or input current limit is sufficient to protect the input.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE (T _A) (Note 4)
	MIN	TYP	MAX	
93415XC, 93415AXC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93415XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93415/93415A

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V _{OL}	Output LOW Voltage		0.3	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs
I _{IL}	Input LOW Current		-250	-400	μA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{IH}	Input HIGH Current		1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V
				1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V
I _{CEX}	Output Leakage Current		1.0	100	μA	V _{CC} = MAX, V _{OUT} = 4.5 V
V _{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IIN} = -10 mA
I _{CC}	Power Supply Current		95	130	mA	T _A ≥ 75°C
				155	mA	T _A = 0°C
				170	mA	T _A = -55°C

V_{CC} = MAX,
All Inputs Grounded

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

SYMBOL	CHARACTERISTIC	93415AXC*		93415XC		93415XM		UNITS	CONDITIONS
		MIN	TYP MAX (Note 3)	MIN	TYP MAX (Note 3)	MIN	TYP MAX (Note 3)		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Time		15 25		15 35		15 45	ns	See Test Circuit and Waveforms
t _{RCS}	Chip Select Recovery Time		15 25		20 35		20 50		
t _{AA}	Address Access Time		25 30		30 45		40 60		
WRITE MODE	DELAY TIMES								
t _{WS}	Write Disable Time		15 20		20 35		20 45	ns	
t _{WR}	Write Recovery Time		20 25		25 40		45 50		
t _W	INPUT TIMING REQUIREMENTS							ns	See Test Circuit and Waveforms
	Write Pulse Width (to guarantee write)	20	15	30	25	40	25		
	t _{WSD} Data Set-Up Time Prior to Write	5	0	5	0	5	0		
	t _{WHD} Data Hold Time After Write	5	0	5	0	5	0		
	t _{WSA} Address Set-Up Time	5	0	10	0	15	0		
	t _{WHA} Address Hold Time	5	0	5	0	5	0		
	t _{WSCS} Chip Select Set-Up Time	5	0	5	0	5	0		
	t _{WHCS} Chip Select Hold Time	5	0	5	0	5	0		
C _I	Input Pin Capacitance		4 5		4 5		4 5	pF	
C _O	Output Pin Capacitance		7 8		7 8		7 8		


NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
 - The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
 - Typical values at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
 - The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
 - The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
 - t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN.
- * 93415AXC with the specified AC characteristics will be available starting First Quarter 1977.




TYPICAL ELECTRICAL CHARACTERISTICS


OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH)




NORMALIZED ADDRESS ACCESS TIME VERSUS TEMPERATURE



INPUT THRESHOLD VOLTAGE VERSUS TEMPERATURE




POWER SUPPLY CURRENT VERSUS TEMPERATURE




AC TEST LOAD AND WAVEFORM

LOADING CONDITION




INPUT PULSES




AC WAVEFORMS

READ MODE

PROPAGATION DELAY FROM CHIP SELECT




PROPAGATION DELAY FROM ADDRESS INPUTS



(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)


AC WAVEFORMS (Cont'd)

WRITE MODE



(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

APPLICATIONS



Addressing for a 4096-bit memory plane by 16 bits (4K by 16) requires only half of a 9321 1-of-4 decoder and any necessary buffers.

93417

ISOPLANAR SCHOTTKY TTL MEMORY




256×4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION – The 93417 is a fully decoded high speed 1024-bit field Programmable ROM organized 256 words by four bits per word. The 93417 has uncommitted collector outputs. The outputs are disabled when either \overline{CS}_1 or \overline{CS}_2 are in the HIGH state. The 93417 is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the field programming procedure.

- FULL MIL AND COMMERCIAL RANGES
- FIELD PROGRAMMABLE
- ORGANIZED 256 X 4 BITS PER WORD
- UNCOMMITTED COLLECTORS
- FULLY DECODED – ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS – FOR HIGH RELIABILITY

PIN NAMES

$A_0 - A_7$ Address Inputs
 $\overline{CS}_1, \overline{CS}_2$ Chip Select Inputs (Active LOW)
 $O_1 - O_4$ Data Outputs



FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93417

FUNCTIONAL DESCRIPTION - The 93417 is a bipolar field Programmable Read Only Memory (PROM) organized 256 words by four bits per word. Open collector outputs are provided for use in wired-OR systems. Chip Selects are active LOW; conversely, a HIGH (logic "1") on the \overline{CS}_1 or \overline{CS}_2 will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A_0 through A_7 inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING - The 93417 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown in Chapter 6, page 6-15.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{CC}	-0.5 V to +7.0 V
Input Voltages	-0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	-0.5 V to +5.5 V

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93417XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93417XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
I_{CEX}	Output Leakage Current			50	μA	$V_{CC} = 5.25 V, V_{CEX} = 4.95 V, 0^\circ C$ to $+75^\circ C$ Address any HIGH Output
I_{CEX}	Output Leakage Current			100	μA	$V_{CC} = 5.5 V, V_{CEX} = 5.2 V, -55^\circ C$ to $+125^\circ C$ Address any HIGH Output
V_{OL}	Output LOW Voltage		0.30	0.45	V	$V_{CC} = \text{MIN}, I_{OL} = 16 \text{ mA}, A_0 = +10.8 V$ A_1 through $A_7 = \text{HIGH}$
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I_F	I_{FA} (Address Inputs)		-160	-250	μA	$V_{CC} = \text{MAX}, V_F = 0.45 V$
	I_{FCS} (Chip Select Inputs)		-160	-250	μA	
I_R	Input HIGH Current					$V_{CC} = \text{MAX}, V_R = 2.4 V$
	I_{RA} (Address Inputs)			40	μA	
	I_{RCS} (Chip Select Input)			40	μA	
I_{CC}	Power Supply Current		85	110	mA	$V_{CC} = \text{MAX},$ Outputs open Inputs Grounded and Chip Selected
C_O	Output Capacitance		7		pF	$V_{CC} = 5.0 V, V_O = 4.0 V, f = 1.0 \text{ MHz}$
C_{IN}	Input Capacitance		4		pF	$V_{CC} = 5.0 V, V_O = 4.0 V, f = 1.0 \text{ MHz}$
V_C	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = \text{MIN}, I_A = -18 \text{ mA}$

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93417

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$.


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		25	45	ns	See Figure 1
t_{AA+}			25	45	ns	
t_{ACS-}	Chip Select Access Time		12	20	ns	
t_{ACS+}			12	20	ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		25	60	ns	See Figure 1
t_{AA+}			25	60	ns	
t_{ACS-}	Chip Select Access Time		12	30	ns	
t_{ACS+}			12	30	ns	

Note 1: Typical values are at $V_{CC} = 5.0\text{V}$, $+25^\circ\text{C}$ and max loading.

AC WAVEFORMS



AC TEST OUTPUT LOAD




Fig. 1

TTL ISOPLANAR MEMORY 93419




64x9-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION - The 93419 is a 576-bit Read/Write Random Access Memory organized 64 words by nine bits per word with uncommitted collector outputs. It is ideally suited for scratchpad, small buffer and other applications where the number of required words is small and where the number of required bits per word is relatively large. The ninth bit can provide parity for 8-bit word systems.

- UNCOMMITTED COLLECTOR OUTPUTS
- TTL INPUTS AND OUTPUTS
- ISOPLANAR TECHNOLOGY
- ORGANIZATION - 64 WORDS X 9 BITS
- STANDARD 28-PIN DUAL IN-LINE PACKAGE
- DATA OUTPUT IS THE COMPLEMENT OF DATA INPUT
- POWER DISSIPATION - 1.3 mW/BIT

PIN NAMES

A ₀ - A ₅	Address Inputs
D ₀ - D ₈	Data Inputs
\bar{O}_0 - \bar{O}_8	Outputs
$\bar{W}E$	Write Enable Input
$\bar{C}S$	Chip Select Input



FAIRCHILD ISOPLANAR TTL MEMORY • 93419

FUNCTIONAL DESCRIPTION – The 93419 is a fully decoded 576-bit Random Access Memory organized 64 words by nine bits. Word selection is achieved by means of a 6-bit address, A_0 to A_5 .

The Chip Select input provides for memory array expansion. For large memories, the fast chip select access time permits the decoding of chip select (\overline{CS}) from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 13). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at $\overline{D_{OUT}}$ and is inverted from Data In to Data Out.

Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93419s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R_L value must be used to provide a HIGH at the output when it is off. Any R_L value within the range specified below may be used.

$$\frac{V_{CC}(\text{MAX})}{I_{OL} - FO(1.6)} \leq R_L \leq \frac{V_{CC}(\text{MIN}) - V_{OH}}{n(I_{CEX}) + FO(0.04)}$$

R_L is in $k\Omega$ (limited to 8 mA)

n = number of wired-OR outputs tied together

FO = number of TTL Unit Loads (UL) driven

I_{CEX} = Memory Output Leakage Current

V_{OH} = Required Output HIGH Level at Output Node

I_{OL} = Output LOW Current

The minimum R_L value is limited by output current sinking ability. The maximum R_L value is determined by the output and input leakage current which must be supplied to hold the output at V_{OH} . One Unit Load = 40 μA HIGH/1.6 mA LOW. $FO_{MAX} = 5$ UL.

TABLE I – TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D_{IN}	Open Collector	
H	X	X	H	NOT SELECTED
L	L	L	H	WRITE "0"
L	L	H	H	WRITE "1"
L	H	X	$\overline{D_{OUT}}$ *	READ



H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care (HIGH or LOW)

* Memory inverts from Data In to Data Output

TYPICAL INPUT AND OUTPUT CHARACTERISTICS



ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +5.5 V

-12 mA to +5.0 mA

-0.5 V to +5.5 V

+10 mA

*Either input voltage or input current limit is sufficient to protect the input.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{CC})			AMBIENT TEMPERATURE (Note 4)
	MIN	TYP	MAX	
93419XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93419XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93419

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2 and 4)

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V _{OL}	Output LOW Voltage		0.3	0.50	V	V _{CC} = MIN, I _{OL} = 8 mA
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs
I _{IL}	Input LOW Current		-250	-400	μA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{IH}	Input HIGH Current		1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V
				1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V
I _{CEX}	Output Leakage Current		1.0	100	μA	V _{CC} = MAX, V _{OUT} = 4.5 V
V _{CD}	Input Clamp Diode Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA
I _{CC}	Power Supply Current			165	mA	T _A = 125°C
			145	200	mA	T _A = 25°C
				210	mA	T _A = -55°C
						V _{CC} = MAX, All Inputs Grounded Outputs LOW

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

SYMBOL	CHARACTERISTIC	93419XC			93419XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Access Time		15	40	15	40		ns	See Test Circuit and Waveforms
t _{RCS}	Chip Select Recovery Time		20	40	20	40			
t _{AA}	Address Access Time		35	45	40	60			
WRITE MODE	DELAY TIMES							ns	
t _{WS}	Write Disable Time		20	40	20	45			
t _{WR}	Write Recovery Time		25	45	45	55		ns	See Test Circuit and Waveforms
t _W	INPUT TIMING REQUIREMENTS								
	Write Pulse Width (to guarantee write)	35	20		45	25			
	Data Set-Up Time Prior to Write	5	0		5	0			
	Data Hold Time After Write	5	0		5	0			
	Address Set-Up Time	5	0		10	0			
	Address Hold Time	5	0		5	0			
	Chip Select Set-Up Time	5	0		5	0			
Chip Select Hold Time	5	0		5	0				
C _{IN}	Input Pin Capacitance		4	5	4	5	pF		
C _{OUT}	Output Pin Capacitance		7	8	7	8			

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 30°C/Watt, Ceramic DIP


θ_{JA} (Junction to Ambient) (still air) = 60°C/Watt, Ceramic DIP

θ_{JC} (Junction to Case) = 12°C/Watt, Ceramic DIP


- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WHA} measured at t_W = MIN.

TYPICAL ELECTRICAL CHARACTERISTICS


OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH)




NORMALIZED ADDRESS ACCESS TIME VERSUS TEMPERATURE



INPUT THRESHOLD VOLTAGE VERSUS TEMPERATURE




POWER SUPPLY CURRENT VERSUS TEMPERATURE




AC TEST LOAD AND WAVEFORM

LOADING CONDITION




INPUT PULSES




AC WAVEFORMS

READ MODE

PROPAGATION DELAY FROM CHIP SELECT




PROPAGATION DELAY FROM ADDRESS INPUTS



(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

AC WAVEFORMS (Cont'd)


WRITE MODE




(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

TYPICAL SYSTEM TIMING

WRITE



READ



TTL ISOPLANAR MEMORY 93L420

256×1—BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The 93L420 is a low power high speed 256-bit Read/Write Random Access Memory organized 256 words by one bit. It is designed for scratchpad, buffer and distributed main memory applications requiring low power. The device has three chip select lines to simplify its use in larger memory systems. Address input locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. A 3-state output is provided to drive bus organized systems and/or highly capacitive loads.

- 3-STATE OUTPUT
- ORGANIZATION – 256 WORDS X 1 BIT
- THREE HIGH SPEED CHIP SELECT INPUTS
- TYPICAL READ ACCESS TIME – 40 ns
- ON-CHIP DECODING
- POWER DISSIPATION – 275 mW TYPICAL
- POWER DISSIPATION DECREASES WITH TEMPERATURE
- INVERTED DATA OUTPUT

PIN NAMES

$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$	Chip Select Inputs
$A_0 - A_7$	Address Inputs
D_{IN}	Data Input
D_{OUT}	Data Output
WE	Write Enable

LOADING


(Notes a, b)

D_{OUT}	0.5 U.L.
D_{IN}	0.5 U.L.
WE	0.5 U.L.
$A_0 - A_7$	10 U.L.
$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$	0.5 U.L.

NOTES:


- a. 1 Unit Load (U.L.) = 40 μ A HIGH / 1.6 mA LOW
 b. 10 U.L. is the output LOW drive factor. This output will sink a maximum of 16 mA at $V_{OUT} = 0.45$ V, and will source a minimum of 10 mA at 2.4 V

LOGIC DIAGRAM



V_{CC} = Pin 16
 GND = Pin 8
 ○ = Pin Numbers


LOGIC SYMBOL



V_{CC} = Pin 16
 GND = Pin 8

CONNECTION DIAGRAM

DIP (TOP VIEW)



NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L420

FUNCTIONAL DESCRIPTION – The 93L420 is a fully decoded 256-bit Random Access Memory organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A_0 thru A_7 .

Three Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 12). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at \overline{D}_{OUT} .

The 3-state output provides drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in the high impedance state.

TABLE I – TRUTH TABLE

		INPUTS			OUTPUT		MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D_{IN}	\overline{D}_{OUT}		
H	X	X	X	X	HIGH Z	Not Selected	
X	H	X	X	X	HIGH Z	Not Selected	
X	X	H	X	X	HIGH Z	Not Selected	
L	L	L	L	L	HIGH Z	Write "0"	
L	L	L	L	H	HIGH Z	Write "1"	
L	L	L	H	X	\overline{D}_{OUT}	Read inverted data from addressed location	

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)
 HIGH Z = HIGH Impedance

TABLE 2 – FUNCTION TABLE

FUNCTION	INPUTS		OUTPUT
	CHIP SELECT	WRITE ENABLE	
Write	L	L	HIGH Z
Read	L	H	Stored Data
Not Selected	H	X	HIGH Z

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	–65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
V_{CC} Pin Potential to Ground Pin	–0.5 V to +7.0 V
*Input Voltage (dc)	–0.5 V to +5.5 V
*Input Current (dc)	–12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	–0.5 V to +5.50 V
Output Current (dc) (output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
 **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93L420XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L420XM	4.50 V	5.0 V	5.50 V	–55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L420

DC CHARACTERISTICS: Over Operating Temperature Ranges. Notes 1, 2 and 4

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS	
		MIN	TYP (Note 3)	MAX			
V _{OL}	Output LOW Voltage		0.3	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA	
V _{IH}	Input HIGH Voltage	2.0	1.6		V	Guaranteed Input Logical HIGH Voltage for all Inputs	
V _{IL}	Input LOW Voltage		1.5	0.85	V	Guaranteed Input Logical LOW Voltage for all Inputs	
I _{IL}	Input LOW Current		-530	-800	μA	V _{CC} = MAX, V _{IN} = 0 V	
I _{IH}	Input HIGH Current		1.0	20	μA	V _{CC} = MAX, V _{IN} = 4.5 V	
I _{OFF}	Output Current (HIGH Z)			50 -50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V V _{CC} = MAX, V _{OUT} = 0.5 V	
V _{CD}	Input Clamp Diode Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA	
I _{CC}	Power Supply Current	93L420XC	55	70	mA	T _A = 0°C to +75°C	V _{CC} = MAX, WE Grounded, all other inputs @ 4.5 V, see Power Supply vs Temp. Curve
		93L420XM	55	70		T _A = -55°C to +125°C	
V _{OH}	Output HIGH Voltage	93L420XC	2.4		V	I _{OH} = -10.3 mA	
		93L421XM	2.4		V	I _{OH} = -5.2 mA	
I _{OS}	Output Current Short Circuit to Ground			-100	mA	V _{CC} = MAX, Note 7	

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6

SYMBOL	CHARACTERISTIC	93L420XC			93L420XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Access Time		20	25		20	40	ns	See Test Circuit and Waveforms Note 5
t _{ZRCS}	Chip Select to HIGH Z		25	30		25	40		
t _{AA}	Address Access Time		40	45		40	55		
WRITE MODE	DELAY TIMES								
t _{ZWS}	Write Disable to HIGH Z		25	30		25	40	ns	See Test Circuit and Waveforms Note 6
t _{WR}	Write Recovery Time		45	50		45	55		
t _W	INPUT TIMING REQUIREMENTS Minimum Write Pulse Width	35	15		40	15			
t _{WSD}	Data Set-Up Time Prior to Write	5	0		5	0			
t _{WHD}	Data Hold Time After Write	5	0		5	0			
t _{WSA}	Address Set-Up Time	5	0		10	0			
t _{WHA}	Address Hold Time	5	0		5	0			
t _{WSCS}	Chip Select Set-Up Time	0	0		0	0			
t _{WHCS}	Chip Select Hold Time	0	0		0	0			
C _{IN}	Input Capacitance		2.5	3.5		2.5	3.5	pF	
C _{OUT}	Output Capacitance		5	7		5	7		

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.


θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.

θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.


- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WHA} measured at t_W = MIN.
- Duration of short circuit should not exceed one second.

TYPICAL ELECTRICAL CHARACTERISTIC CURVES


OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH Z STATE)




OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT LOW)



INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS TEMPERATURE




INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS SUPPLY VOLTAGE



AC TEST LOAD AND WAVEFORMS


INPUT PULSES




AC WAVEFORMS

READ MODE

PROPAGATION DELAY FROM CHIP SELECT




PROPAGATION DELAY FROM ADDRESS




(All time measurements referenced to 1.5 V)

WRITE MODE




(All time measurements referenced to 1.5 V)

PROPAGATION DELAY FROM CHIP SELECT TO HIGH Z




WRITE ENABLE TO HIGH Z DELAY




(All t_{ZXXX} parameters are measured at a delta of 0.5 V from the logic level and using Load C.)


LOADING CONDITIONS



Load A



Load B



Load C

TTL ISOPLANAR MEMORY 93L421

256×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION - The 93L421 is a low power 256-bit Read/Write Random Access Memory organized 256 words by one bit. It is designed for scratchpad, buffer and distributed main memory applications requiring low power. The device has three Chip Select lines to simplify its use in larger memory systems. Address input locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. A 3-state output is provided to drive bus organized systems and/or highly capacitive loads.

- 3-STATE OUTPUT
- ORGANIZATION - 256 WORDS X 1 BIT
- THREE HIGH SPEED CHIP SELECT INPUTS
- TYPICAL READ ACCESS TIME - 45 ns
- ON-CHIP DECODING
- POWER DISSIPATION - 275 mW TYPICAL
- POWER DISSIPATION DECREASES WITH TEMPERATURE
- INVERTED DATA OUTPUT

PIN NAMES

\overline{CS}_1 , \overline{CS}_2 , \overline{CS}_3
 $A_0 - A_7$
 D_{IN}
 \overline{D}_{OUT}
 WE

Chip Select Inputs
 Address Inputs
 Data Input
 Data Output
 Write Enable


LOADING

(Notes a, b)
 0.5 U.L.
 0.5 U.L.
 0.5 U.L.
 10 U.L.
 0.5 U.L.

NOTES:


- a. 1 Unit Load (U.L.) = 40 μ A HIGH, 1.6 mA LOW
- b. 10 U.L. is the output LOW drive factor. This output will sink a maximum of 16 mA at $V_{OUT} = 0.45$ V, and will source a minimum of 10 mA at 2.4 V

LOGIC DIAGRAM




V_{CC} = Pin 16
 GND = Pin 8
 ○ = Pin Numbers

LOGIC SYMBOL



V_{CC} = Pin 16
 GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L421

FUNCTIONAL DESCRIPTION – The 93L421 is a fully decoded 256-bit Random Access Memory organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A_0 thru A_7 .

Three Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 12). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at \overline{D}_{OUT} .

The 3-state output provides drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in the high impedance state.

TABLE I – TRUTH TABLE

INPUTS					OUTPUT	MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D_{IN}	\overline{D}_{OUT}	
H	X	X	X	X	HIGH Z	Not Selected
X	H	X	X	X	HIGH Z	Not Selected
X	X	H	X	X	HIGH Z	Not Selected
L	L	L	L	L	HIGH Z	Write "0"
L	L	L	L	H	HIGH Z	Write "1"
L	L	L	H	X	\overline{D}_{OUT}	Read inverted data from addressed location

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)
 HIGH Z = HIGH Impedance

TABLE 2 – FUNCTION TABLE

FUNCTION	INPUTS		OUTPUT
	CHIP SELECT	WRITE ENABLE	
Write	L	L	HIGH Z
Read	L	H	Stored Data
Not Selected	H	X	HIGH Z

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	–65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
V_{CC} Pin Potential to Ground Pin	–0.5 V to +7.0 V
*Input Voltage (dc)	–0.5 V to +5.5 V
*Input Current (dc)	–12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	–0.5 V to +5.50 V
Output Current (dc) (output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
 **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93L421XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L421XM	4.50 V	5.0 V	5.50 V	–55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L421

DC CHARACTERISTICS: Over Operating Temperature Ranges. Notes 1, 2 and 4

SYMBOL	PARAMETER		LIMITS			UNITS	CONDITIONS	
			MIN	TYP (Note 3)	MAX			
V _{OL}	Output LOW Voltage			0.3	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA	
V _{IH}	Input HIGH Voltage		2.0	1.6		V	Guaranteed Input Logical HIGH Voltage for all Inputs	
V _{IL}	Input LOW Voltage			1.5	0.85	V	Guaranteed Input Logical LOW Voltage for all Inputs	
I _{IL}	Input LOW Current			-530	-800	μA	V _{CC} = MAX, V _{IN} = 0 V	
I _{IH}	Input HIGH Current			1.0	20	μA	V _{CC} = MAX, V _{IN} = 4.5 V	
I _{OFF}	Output Current (HIGH Z)				50 -50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V V _{CC} = MAX, V _{OUT} = 0.5 V	
V _{CD}	Input Clamp Diode Voltage			-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA	
I _{CC}	Power Supply Current	93L421XC		55	70	mA	T _A = 0°C to +75°C	V _{CC} = MAX, WE Grounded, all other inputs @ 4.5 V, see Power Supply vs Temp. Curve
		93L421XM		55	70			
V _{OH}	Output HIGH Voltage	93L421XC	2.4			V	I _{OH} = -10.3 mA	
		93L421XM	2.4			V	I _{OH} = -5.2 mA	
I _{OS}	Output Current Short Circuit to Ground				-100	mA	V _{CC} = MAX, Note 7	

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6

SYMBOL	CHARACTERISTIC	93L421XC			93L421XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Access Time		30	40		35	50	ns	See Test Circuit and Waveforms Note 5
t _{ZRCS}	Chip Select to HIGH Z		30	40		30	50		
t _{AA}	Address Access Time		45	90		45	100		
WRITE MODE	DELAY TIMES								
t _{ZWS}	Write Disable to HIGH Z		30	45		30	55	ns	
t _{WR}	Write Recovery Time		50	60		65	70		
	INPUT TIMING REQUIREMENTS							ns	See Test Circuit and Waveforms Note 6
t _W	Minimum Write Pulse Width	60	20		70	20			
t _{WSD}	Data Set-Up Time Prior to Write	5	0		5	0			
t _{WHD}	Data Hold Time After Write	5	0		5	0			
t _{WSA}	Address Set-Up Time	10	0		15	0			
t _{WHA}	Address Hold Time	10	0		10	0			
t _{WSCS}	Chip Select Set-Up Time	0	0		0	0			
t _{WHCS}	Chip Select Hold Time	0	0		0	0			
C _{IN}	Input Capacitance		2.5	3.5		2.5	3.5	pF	Measured with a pulse technique
C _{OUT}	Output Capacitance		5	7		5	7		

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.


θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.

θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.


- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WHA} measured at t_W = MIN. ●
- Duration of short circuit should not exceed one second.

TYPICAL ELECTRICAL CHARACTERISTICS


OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH Z STATE)




OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT LOW)



INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS TEMPERATURE




INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS SUPPLY VOLTAGE




AC TEST LOAD AND WAVEFORM


LOADING CONDITIONS



Load A




Load B



Load C


INPUT PULSES




AC WAVEFORMS

READ MODE

PROPAGATION DELAY FROM CHIP SELECT




PROPAGATION DELAY FROM ADDRESS




(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

AC WAVEFORMS
WRITE MODE




(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

PROPAGATION DELAY FROM CHIP SELECT TO HIGH Z



WRITE ENABLE TO HIGH Z DELAY



(All t_{zxxx} parameters are measured at a delta of 0.5 V from the logic level and using Load C.)

TTL ISOPLANAR MEMORY 93421/93421A

256×1—BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION — The 93421 and 93421A are high speed 256-bit TTL Random Access Memories with full decoding on chip. They are organized 256 words by one bit and are designed for scratchpad, buffer and distributed main memory applications. The devices have three Chip Select lines to simplify their use in larger memory systems. Address input pin locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. A 3-state output is provided to drive bus organized systems and / or highly capacitive loads.

- **3-STATE OUTPUT**
- **REPLACEMENT FOR 54/74S200 AND EQUIVALENT DEVICES**
- **ORGANIZATION — 256 WORDS X 1 BIT**
- **THREE HIGH SPEED CHIP SELECT INPUTS**
- **TYPICAL READ ACCESS TIME**

93421A	Commercial	30 ns
93421	Commercial	35 ns
93421	Military	35 ns
- **ON CHIP DECODING**
- **POWER DISSIPATION — 1.8 mW/BIT**
- **POWER DISSIPATION DECREASES WITH TEMPERATURE**
- **INVERTED DATA OUTPUT**

PIN NAMES

$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$	Chip Select Inputs
A ₀ — A ₇	Address Inputs
D _{IN}	Data Input
D _{OUT}	Data Output
WE	Write Enable


LOADING

(Notes a, b)


D _{OUT}	0.5 U.L.
D _{IN}	0.5 U.L.
D _{OUT}	10 U.L.
WE	0.5 U.L.

NOTES:

- a. 1 Unit Load (U.L.) = 40 μA HIGH / 1.6 mA LOW
 b. 10 U.L. is the output LOW drive factor. This output will sink a maximum of 16 mA at V_{OUT} = 0.45 V, and will source a minimum of 10 mA at 2.4 V.




LOGIC SYMBOL



V_{CC} Pin 16
 GND Pin 8

CONNECTION DIAGRAM

DIP (TOP VIEW)



NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAIRCHILD ISOPLANAR TTL MEMORY • 93421/93421A

FUNCTIONAL DESCRIPTION – The 93421/93421A are fully decoded 256-bit Random Access Memories organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A₀ thru A₇.

Three Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 12). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at \overline{DOUT} .

The 3-state output provides drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in the high impedance state.

TABLE 1 – TRUTH TABLE

INPUTS					OUTPUT	MODE
CS ₁	CS ₂	CS ₃	\overline{WE}	D _{IN}	\overline{DOUT}	
H	X	X	X	X	HIGH Z	Not Selected
X	H	X	X	X	HIGH Z	Not Selected
X	X	H	X	X	HIGH Z	Not Selected
L	L	L	L	L	HIGH Z	Write "0"
L	L	L	L	H	HIGH Z	Write "1"
L	L	L	H	X	\overline{DOUT}	Read inverted data from addressed location

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)
 HIGH Z = HIGH Impedance

TABLE 2 – FUNCTION TABLE

FUNCTION	INPUTS		OUTPUT
	CHIP SELECT	WRITE ENABLE	
Write	L	L	HIGH Z
Read	L	H	Stored Data
Not Selected	H	X	HIGH Z

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	–65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
V _{CC} Pin Potential to Ground Pin	–0.5 V to +7.0 V
*Input Voltage (dc)	–0.5 V to +5.5 V
*Input Current (dc)	–12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	–0.5 V to +5.50 V
Output Current (dc) (output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
 **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93421AXC, 93421XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93421XM	4.50 V	5.0 V	5.0 V	–55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.



FAIRCHILD ISOPLANAR TTL MEMORY • 93421/93421A

DC CHARACTERISTICS: Over Operating Temperature Ranges. Notes 1, 2 and 4

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V _{OL}	Output LOW Voltage		0.3	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA
V _{IH}	Input HIGH Voltage	2.0	1.6		V	Guaranteed Input Logical HIGH Voltage for all Inputs
V _{IL}	Input LOW Voltage		1.5	0.85	V	Guaranteed Input Logical LOW Voltage for all Inputs
I _{IL}	Input LOW Current		-530	-800	μA	V _{CC} = MAX, V _{IN} = 0 V
I _{IH}	Input HIGH Current		1.0	20	μA	V _{CC} = MAX, V _{IN} = 4.5 V
I _{OFF}	Output Current (HIGH Z)			50 -50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V V _{CC} = MAX, V _{OUT} = 0.5 V
V _{CD}	Input Clamp Diode Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA
I _{CC}	Power Supply Current	93421XC	90	124	mA	V _{CC} = MAX, WE Grounded, all other inputs @ 4.5 V, see Power Supply vs Temp. Curve
		93421AXC	100	135		
		93421XM	90	117		
			100	143		
V _{OH}	Output HIGH Voltage	93421XC,AXC	2.4		V	I _{OH} = -10.3 mA
		93421XM	2.4		V	I _{OH} = -5.2 mA
I _{OS}	Output Current Short Circuit to Ground			-100	mA	V _{CC} = MAX, Note 7

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6


SYMBOL	CHARACTERISTIC	93421AXC			93421XC			93421XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES											
t _{ACS}	Chip Select Access Time		20	30		20	30		25	40	ns	See Test Circuit and Waveforms Note 5
t _{ZRCS}	Chip Select to HIGH Z		20	30		20	30		20	40		
t _{AA}	Address Access Time		30	40		35	50		35	60		
WRITE MODE	DELAY TIMES											
t _{ZWS}	Write Disable to HIGH Z	10	20	35	10	20	35	10	20	45	ns	
t _{WR}	Write Recovery Time		25	40		25	40		25	50		
	INPUT TIMING REQUIREMENTS										ns	See Test Circuit and Waveforms Note 6
t _W	Minimum Write Pulse Width	30	10		30	10		40	10			
t _{WSD}	Data Set-Up Time Prior to Write	0	0		0	0		0	0			
t _{WHD}	Data Hold Time After Write	5	0		5	0		5	0			
t _{WSA}	Address Set-Up Time	0	0		0	0		0	0			
t _{WHA}	Address Hold Time	5	0		5	0		5	0			
t _{WSCS}	Chip Select Set-Up Time	0	0		0	0		0	0			
t _{WHCS}	Chip Select Hold Time	5	0		5	0		5	0			
C _I	Input Capacitance		2.5	3.5		2.5	3.5		2.5	3.5	pF	Measured with pulse technique
C _O	Output Capacitance		5	7		5	7		5	7		

NOTES:


- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WHA} measured at t_W = MIN.
- Duration of short circuit should not exceed one second.

TYPICAL ELECTRICAL CHARACTERISTICS


OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH Z STATE)




OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT LOW)




POWER SUPPLY CURRENT VERSUS TEMPERATURE




ADDRESS ACCESS TIME VERSUS LOAD CAPACITANCE



INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS TEMPERATURE




INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS SUPPLY VOLTAGE




7

AC TEST LOAD AND WAVEFORM

LOADING CONDITION




INPUT PULSES




AC WAVEFORMS

READ MODE

PROPAGATION DELAY FROM CHIP SELECT




PROPAGATION DELAY FROM ADDRESS





(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

WRITE MODE




(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

PROPAGATION DELAY FROM CHIP SELECT TO HIGH Z



Load C

WRITE ENABLE TO HIGH Z DELAY



(All t_{ZXXX} parameters are measured at a delta of 0.5 V from the logic level and using Load C.)

TTL ISOPLANAR MEMORY 93L422

256x4-BIT FULLY DECODED RANDOM ACCESS MEMORY


DESCRIPTION – The 93L422 is a 1024-bit Read/Write Random Access Memory organized 256 words by four bits per word. The 93L422 has 3-state outputs, and is designed primarily for buffer control storage and high performance main memory applications. The device has a typical address access time of 45 ns.

- **ISOPLANAR TECHNOLOGY**
- **ORGANIZATION – 256 WORDS X 4 BITS**
- **3-STATE OUTPUTS**
- **STANDARD 22-PIN DUAL IN-LINE PACKAGE**
- **TWO CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION**
- **LOW POWER DISSIPATION – 0.27 mW/BIT TYP**
- **TYPICAL READ ACCESS TIME – 45 ns**


PIN NAMES

- A₀ – A₇ Address Inputs
- D₁ – D₄ Data Inputs
- \overline{CS}_1, CS_2 Chip Select Inputs
- \overline{WE} Write Enable Input
- O₁ – O₄ Data Outputs
- \overline{OE} Output Enable


LOGIC DIAGRAM




LOGIC SYMBOL



CONNECTION DIAGRAMS DIP (TOP VIEW)



FLATPAK (TOP VIEW)



FAIRCHILD ISOPLANAR TTL MEMORY • 93L422

FUNCTIONAL DESCRIPTION – The 93L422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A_0 thru A_7 .

Two Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, CS, from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, WE (pin 20). With WE held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, WE is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} .

TRUTH TABLE

INPUTS				OUTPUTS		MODE
\overline{OE} PIN 18	\overline{CS}_1 PIN 19	\overline{CS}_2 PIN 17	\overline{WE} PIN 20	$D_1 - D_4$ PINS 9, 11, 13 15	93L422 3-STATE	
X	H	X	X	X	HIGH Z	Not Selected
X	X	L	X	X	HIGH Z	Not Selected
L	L	H	H	X	$O_1 - O_4$	Read Stored Data
X	L	H	L	L	HIGH Z	Write "0"
X	L	H	L	H	HIGH Z	Write "1"
H	L	H	H	X	HIGH Z	Output Disabled
H	L	H	L	L	HIGH Z	Write "0" (Output Disabled)
H	L	H	L	H	HIGH Z	Write "1" (Output Disabled)

H = HIGH Voltage; L = LOW Voltage; X = Don't Care (HIGH or LOW); HIGH Z = High Impedance.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{CC} Lead Potential to Ground Lead	-0.5 V to +7.0 V
Input Voltage (dc)*	-0.5 V to +5.5 V
Input Current (dc)*	-12 mA to +5.0 mA
Voltage Applied to Outputs (output HIGH)**	-0.5 V to +5.50 V
Output Current (dc)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93L422XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L422XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L422

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V_{OL}	Output LOW Voltage		0.3	0.45	V	$V_{CC} = \text{MIN}, I_{OL} = 8 \text{ mA}$
V_{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs
V_{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs
I_{IL}	Input LOW Current		-150	-300	μA	$V_{CC} = \text{MAX}, V_{IN} = 0.4 \text{ V}$
I_{IH}	Input HIGH Current		1.0	40	μA	$V_{CC} = \text{MAX}, V_{IN} = 4.5 \text{ V}$
				1.0	mA	$V_{CC} = \text{MAX}, V_{IN} = 5.25 \text{ V}$
V_{CD}	Input Diode Clamp Voltage		1.0	-1.5	V	$V_{CC} = \text{MAX}, I_N = -10 \text{ mA}$
I_{OFF}	Output Current (HIGH Z)			50	μA	$V_{CC} = \text{MAX}, V_{OUT} = 2.4 \text{ V}$
				-50		$V_{CC} = \text{MAX}, V_{OUT} = 0.5 \text{ V}$
V_{OH}	Output HIGH Voltage	2.4			V	$V_{CC} = \text{MIN}, I_{OH} = -5.2 \text{ mA}$
I_{OS}	Output Current Short Circuit to Ground			-70	mA	$V_{CC} = \text{MAX}, \text{Note 7}$
I_{CC}	Power Supply Current		55	75	mA	$T_A = +75^\circ\text{C}$ $T_A = 0^\circ\text{C}$ $T_A = +125^\circ\text{C}$ $T_A = -55^\circ\text{C}$ $V_{CC} = \text{MAX},$ All Inputs and Outputs Open
	93L422XC		60	80		
	93L422XM		50	70		
	93L422XM		65	90		

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

SYMBOL	CHARACTERISTIC	93L422XC*			93L422XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t_{ACS}	Chip Select Time		20	35		20	45	ns	See Test Circuit and Waveforms
t_{ZRCS}	Chip Select to HIGH Z		20	35		20	45		
t_{AOS}	Output Enable Time		20	35		20	45		
t_{ZROS}	Output Enable to HIGH Z		20	35		20	45		
t_{AA}	Address Access Time		45	60		45	75		
WRITE MODE	DELAY TIMES								
t_{ZWS}	Write Disable to HIGH Z		20	40		20	45	ns	
t_{WR}	Write Recovery Time		25	45		25	50		
	INPUT TIMING REQUIREMENTS							ns	See Test Circuit and Waveforms
t_W	Write Pulse Width (to guarantee write)	45	30		55	35			
t_{WSD}	Data Set-Up Time Prior to Write	5	0		5	0			
t_{WHD}	Data Hold Time After Write	5	0		5	0			
t_{WSA}	Address Set-Up Time	10	0		10	0			
t_{WHA}	Address Hold Time	5	0		10	0			
t_{WSCS}	Chip Select Set-Up Time	5	0		5	0			
t_{WHCS}	Chip Select Hold Time	5	0		10	0			
C_I	Input Pin Capacitance		3	5		3	5		
C_O	Output Pin Capacitance		5	8		5	8		


*93L422XC with the specified ac characteristics will be available starting First Quarter 1977.

NOTES:


1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{CC} = 5.0\text{ V}$, $T_A = +25^\circ\text{C}$, and MAX loading.
4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 - θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt , Ceramic DIP; 65°C/Watt , Plastic DIP; NA, Flatpak.
 - θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt , Ceramic DIP; 110°C/Watt , Plastic DIP; NA, Flatpak.
 - θ_{JC} (Junction to Case) = 25°C/Watt , Ceramic DIP; 25°C/Watt , Plastic DIP; 15°C/Watt , Flatpak.
5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
6. t_W measured at $t_{WSA} = \text{MIN}$, t_{WSA} measured at $t_W = \text{MIN}$.
7. Duration of short circuit should not exceed one second.

TYPICAL ELECTRICAL CHARACTERISTIC CURVES


**OUTPUT CURRENT VERSUS
OUTPUT VOLTAGE
(OUTPUT HIGH Z STATE)**




**OUTPUT CURRENT VERSUS
OUTPUT VOLTAGE
(OUTPUT LOW)**




**POWER SUPPLY CURRENT
VERSUS TEMPERATURE**



**ADDRESS ACCESS TIME
VERSUS LOAD CAPACITANCE**





**INPUT CURRENT VERSUS
INPUT VOLTAGE
VERSUS TEMPERATURE**




AC TEST LOAD AND WAVEFORM


LOADING CONDITIONS



INPUT PULSES




WRITE MODE




(All above measurements referenced to 1.5 V unless otherwise indicated)

READ MODE


PROPAGATION DELAY FROM CHIP SELECT



PROPAGATION DELAY FROM OUTPUT ENABLE



PROPAGATION DELAY FROM ADDRESS INPUTS



TTL ISOPLANAR MEMORY 93L425

1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY




DESCRIPTION – The 93L425 is a low power 1024-bit Read/Write Random Access Memory organized 1024 words by one bit. It has a typical access time of 35 ns and is designed for buffer and control storage and high performance main memory applications requiring low power.

The 93L425 has full decoding on chip, separate Data Input and Data Output lines and an active LOW Chip Select line. A 3-state output is provided to drive bus organized systems and/or highly capacitive loads. The 93L425 is fully compatible with standard DTL and TTL logic families.

- FULL MIL AND COMMERCIAL RANGES
- 3-STATE OUTPUT
- NON-INVERTING DATA OUTPUT
- ORGANIZED 1024 WORDS X 1 BIT
- READ ACCESS TIME 35 ns TYPICAL
- CHIP SELECT ACCESS TIME 20 ns TYPICAL
- POWER DISSIPATION 250 mW TYPICAL
- TTL INPUTS AND OUTPUTS
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE

PIN NAMES

\overline{CS}	Chip Select Input
$A_0 - A_9$	Address Inputs
\overline{WE}	Write Enable Input
D_{IN}	Data Input
D_{OUT}	Data Output



FAIRCHILD ISOPLANAR TTL MEMORY • 93L425

FUNCTIONAL DESCRIPTION – The 93L425 is a fully decoded 1024-Bit Random Access Memory organized 1024 words by one bit. Word selection is achieved by means of a 10-bit address, A₀ thru A₉.

The Chip Select input allows memory array expansion. For large memories, the fast chip select access time permits decoding of the Chip Select (\overline{CS}) from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 14). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is non-inverted. During writing, the output is held in the high impedance state.

The 3-state output provides drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

TABLE 1 – TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D _{IN}	D _{OUT}	
H	X	X	HIGH Z	Not Selected
L	L	L	HIGH Z	Write "0"
L	L	H	HIGH Z	Write "1"
L	H	X	D _{OUT}	Read

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	–65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
V _{CC} Pin Potential to Ground Pin	–0.5 V to +7.0 V
*Input Voltage (dc)	–0.5 V to +5.5 V
*Input Current (dc)	–12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	0.5 V to +5.50 V
Output Current (dc) (output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
 **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93L425XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L425XM	4.50 V	5.0 V	5.50 V	–55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L425

DC CHARACTERISTICS: Over Operating Temperature Ranges. Notes 1, 2 and 4

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS	
		MIN	TYP (Note 3)	MAX			
V _{OL}	Output LOW Voltage		0.35	0.50	V	V _{CC} = MIN, I _{OL} = 16 mA	
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs	
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs	
I _{IL}	Input LOW Current		-150	-300	μA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{IH}	Input HIGH Current		1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V	
				1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V	
I _{OFF}	Output Current (HIGH Z)			50 -50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V V _{CC} = MAX, V _{OUT} = 0.5 V	
I _{OS}	Output Current Short Circuit to Ground			-100	mA	V _{CC} = MAX, Note 7	
V _{OH}	Output HIGH Voltage	93L425XC	2.4		V	I _{OH} = -5.2 mA, V _{CC} = 5.0 V ±5%	
		93L425XM	2.4		V	I _{OH} = -5.2 mA, V _{CC} = 5.0 V ±10%	
V _{CD}	Input Clamp Diode Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA	
I _{CC}	Power Supply Current			55	mA	T _A ≥ 75°C	V _{CC} = MAX, All Inputs Grounded
			45	65	mA	T _A = 0°C	
				75	mA	T _A = -55°C	

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6

SYMBOL	CHARACTERISTIC	93L425XC			93L425XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Access Time		20	40		20	45	ns	See Test Circuit and Waveforms
t _{ZRCS}	Chip Select to HIGH Z		20	40		20	50		
t _{AA}	Address Access Time		35	60		35	70		
WRITE MODE	DELAY TIMES								
t _{ZWS}	Write Disable to HIGH Z		20	45		20	45	ns	See Test Circuit and Waveforms
t _{WR}	Write Recovery Time		20	45		20	55		
t _W	INPUT TIMING REQUIREMENTS Write Pulse Width (to guarantee write)	45	25		50	25			
t _{WSD}	Data Set-Up Time Prior to Write	5	0		10	0			
t _{WHD}	Data Hold Time After Write	5	0		10	0			
t _{WSA}	Address Set-Up Time	10	0		10	0			
t _{WHA}	Address Hold Time	5	0		10	0			
t _{WSCS}	Chip Select Set-Up Time	5	0		10	0			
t _{WHCS}	Chip Select Hold Time	5	0		10	0			
C _I	Input Pin Capacitance		4	5		4	5		
C _O	Output Pin Capacitance		7	8		7	8		

FAIRCHILD ISOPLANAR TTL MEMORY • 93L425

NOTES:


1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{CC} = 5.0\text{ V}$, $T_A = +25^\circ\text{C}$, and MAX loading.
4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 - θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt , Ceramic DIP; 65°C/Watt , Plastic DIP; NA, Flatpak.
 - θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt , Ceramic DIP; 110°C/Watt , Plastic DIP; NA, Flatpak.
 - θ_{JC} (Junction to Case) = 25°C/Watt , Ceramic DIP; 25°C/Watt , Plastic DIP; 10°C/Watt , Flatpak.
5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
6. t_W measured at $t_{WSA} = \text{MIN}$, t_{WSA} measured at $t_W = \text{MIN}$.
7. Duration of short circuit should not exceed one second.

AC TEST LOAD AND WAVEFORM

LOADING CONDITIONS



INPUT PULSES




(All time measurements referenced to 1.5 V)


AC WAVEFORMS

READ MODE


PROPAGATION DELAY FROM CHIP SELECT



PROPAGATION DELAY FROM ADDRESS INPUTS




WRITE MODE




(All time measurements referenced to 1.5 V)

AC TEST LOAD AND WAVEFORM




Load C

WRITE ENABLE TO HIGH Z DELAY




PROPAGATION DELAY FROM CHIP SELECT TO HIGH Z




(All t_{ZXXX} parameters are measured at a delta of 0.5 V from the logic level and using Load C.)

TYPICAL ELECTRICAL CHARACTERISTIC CURVES


POWER SUPPLY CURRENT VERSUS TEMPERATURE




OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH)




INPUT CURRENT VERSUS INPUT VOLTAGE




OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT LOW)



INPUT THRESHOLD VOLTAGE VERSUS TEMPERATURE



NORMALIZED ADDRESS ACCESS TIME VERSUS TEMPERATURE



TTL ISOPLANAR MEMORY 93425/93425A

1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The 93425 and 93425A are 1024-bit Read/Write Random Access Memories organized 1024 words by one bit. They are designed for buffer control storage and high performance main memory applications. The devices have typical address times of 30 ns for the 93425 and 25 ns for the 93425A.

The 93425 and 93425A include full decoding on chip, separate Data Input and Data Output lines and an active LOW Chip Select and Write Enable. They are fully compatible with standard DTL and TTL logic families. A 3-state output is provided to drive bus organized systems and/or highly capacitive loads.


- 3-STATE OUTPUT
- ORGANIZED 1024 WORDS X 1 BIT
- TTL INPUTS AND OUTPUT – FULL 16 mA DRIVE CAPABILITY
- TYPICAL READ ACCESS TIME

93425A	Commercial	30 ns
93425	Commercial	40 ns
93425	Military	40 ns
- CHIP SELECT ACCESS TIME 15 ns TYPICAL
- NON-INVERTING DATA OUTPUT
- POWER DISSIPATION 0.5 mW/BIT TYPICAL
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE

PIN NAMES


\overline{CS}	Chip Select
A ₀ – A ₉	Address Inputs
\overline{WE}	Write Enable
D _{IN}	Data Input
D _{OUT}	Data Output

LOGIC DIAGRAM




VCC = Pin 16
GND = Pin 8
○ = Pin Numbers

LOGIC SYMBOL



CONNECTION DIAGRAMS DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The 93425/93425A are fully decoded 1024-bit Random Access Memories organized 1024 words by one bit. Word selection is achieved by means of a 10-bit address, A₀ to A₉.

The Chip Select (\overline{CS}) input provides for memory array expansion. For large memories, the fast chip select time permits the decoding of chip select from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , Pin 14). With \overline{WE} and \overline{CS} held LOW, the data at D_IN is written into the addressed location. To read, \overline{WE} is held HIGH and \overline{CS} held LOW. Data in the specified location is presented at D_OU_T and is non-inverted.

The 3-state output provides drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in the high impedance state.

TABLE 1 — TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D _I N	D _O U _T	
H	X	X	HIGH Z	NOT SELECTED
L	L	L	HIGH Z	WRITE "0"
L	L	H	HIGH Z	WRITE "1"
L	H	X	D _O U _T	READ

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired.)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
*Input Voltage (dc)	-0.5 V to +5.5 V
*Input Current (dc)	-12 mA to +5.0 mA
**Voltage Applied to Outputs (Output HIGH)	-0.5 V to +5.5 V
Output Current (dc) (Output LOW)	+20 mA

*Either input voltage or input current limit is sufficient to protect the input.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE (T _A) (Note 4)
	MIN	TYP	MAX	
93425XC, 93425AXC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93425XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93425/93425A

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V _{OL}	Output LOW Voltage		0.3	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs
I _{IL}	Input LOW Current		-250	-400	μA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{IH}	Input HIGH Current		1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V
				1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V
I _{OFF}	Output Current (HIGH Z)			50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V
				-50		V _{CC} = MAX, V _{OUT} = 0.5 V
I _{OS}	Output Current Short Circuit to Ground			-100	mA	V _{CC} = MAX, Note 7
V _{OH}	Output HIGH Voltage	93425XC	2.4		V	I _{OH} = -10.3 mA, V _{CC} = 5.0 V ±5%
		93425XM	2.4		V	I _{OH} = -5.2 mA
V _{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA
I _{CC}	Power Supply Current			130	mA	T _A ≥ 75°C
			95	155	mA	T _A = 0°C
				170	mA	T _A = -55°C
						V _{CC} = MAX, All Inputs Grounded

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)


SYMBOL	CHARACTERISTIC	93425AXC *			93425XC			93425XM			UNITS	CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
READ MODE													
DELAY TIMES													
t _{ACS}	Chip Select Time		15	25		15	35		15	45	ns	See Test Circuit and Waveforms	
t _{ZRCS}	Chip Select to HIGH Z		15	25		20	35		20	50			
t _{AA}	Address Access Time		25	30		30	45		40	60			
WRITE MODE													
DELAY TIMES													
t _{ZWS}	Write Disable to HIGH Z		15	20		20	35		20	45	ns	See Test Circuit and Waveforms	
t _{WR}	Write Recovery Time		20	25		25	40		45	50			
INPUT TIMING REQUIREMENTS													
t _W	Write Pulse Width (to guarantee write)	20	15		30	25		40	25				
t _{WSD}	Data Set-Up Time Prior to Write	5	0		5	0		5	0				
t _{WHD}	Data Hold Time After Write	5	0		5	0		5	0				
t _{WSA}	Address Set-Up Time	5	0		10	0		15	0		ns		
t _{WHA}	Address Hold Time	5	0		5	0		5	0				
t _{WSCS}	Chip Select Set-Up Time	5	0		5	0		5	0				
t _{WHCS}	Chip Select Hold Time	5	0		5	0		5	0				
C _I	Input Pin Capacitance		4	5		4	5		4	5	pF	Measure with Pulse Technique	
C _O	Output Pin Capacitance		7	8		7	8		7	8			

NOTES:


- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{CC} = 5.0 V, T_A = 25°C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 - ¹⁾ J_A (Junction to Ambient) (at 400 fpm air flow) 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 - ²⁾ J_A (Junction to Ambient) (still air) 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 - ³⁾ J_C (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
- The MAX address access time is guaranteed to be the "worst case" but in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN.
- Duration of short circuit should not exceed one second.
- 93425AXC with the specified AC characteristics will be available starting first quarter 1977.

TYPICAL ELECTRICAL CHARACTERISTICS


INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS TEMPERATURE




INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS SUPPLY VOLTAGE



INPUT THRESHOLD VOLTAGE VERSUS TEMPERATURE




POWER SUPPLY CURRENT VERSUS TEMPERATURE




AC TEST LOAD AND WAVEFORMS

LOADING CONDITIONS




Load A




Load B

INPUT PULSES




READ MODE

PROPAGATION DELAY FROM CHIP SELECT




PROPAGATION DELAY FROM ADDRESS INPUTS



(All time measurements referenced to 1.5 V)


AC WAVEFORMS (Cont'd)

WRITE MODE




(All above measurements referenced to 1.5 V)


WRITE ENABLE TO HIGH Z DELAY



Load C



PROPAGATION DELAY FROM CHIP SELECT TO HIGH Z



(All t_{ZXXX} parameters are measured at a delta of 0.5 V from the logic level and using Load C.)

93427

ISOPLANAR SCHOTTKY TTL MEMORY




256×4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION - The 93427 is a fully decoded high speed 1024-bit field Programmable ROM organized 256 words by four bits per word. The 93427 has 3-state outputs. The outputs are disabled when either \overline{CS}_1 or \overline{CS}_2 are in the HIGH state. The 93427 is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the field programming procedure.

- FULL MIL AND COMMERCIAL RANGES
- FIELD PROGRAMMABLE
- ORGANIZED 256 X 4 BITS PER WORD
- 3-STATE OUTPUTS
- FULLY DECODED - ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS - FOR HIGH RELIABILITY

PIN NAMES

$A_0 - A_7$ Address Inputs
 $\overline{CS}_1, \overline{CS}_2$ Chip Select Inputs (Active LOW)
 $O_1 - O_4$ Data Outputs



FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93427

FUNCTIONAL DESCRIPTION – The 93427 is a bipolar field Programmable Read Only Memory (PROM) organized 256 words by four bits per word. The 93427 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Selects are active LOW; conversely, a HIGH (logic "1") on the \overline{CS}_1 or \overline{CS}_2 will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A_0 through A_7 inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING – The 93427 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown in Chapter 6, page 6-15.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{CC}	-0.5 V to +7.0 V
Input Voltages	-0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	-0.5 V to +5.5 V

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93427XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93427XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
V_{OL}	Output LOW Voltage		0.30	0.45	V	$V_{CC} = \text{MIN}, I_{OL} = 16 \text{ mA}, A_0 = +10.8 \text{ V}$ $A_1 \text{ through } A_7 = \text{HIGH}$
V_{OH}	Output HIGH Voltage	2.4			V	$V_{CC} = \text{MIN}, I_{OH} = -2.0 \text{ mA}$
I_{off}	Output Leakage Current for HIGH Impedance State			50 -50	μA μA	$V_{OH} = 2.4 \text{ V}$ $V_{OL} = 0.4 \text{ V}$ 0°C to +75°C
I_{off}	Output Leakage Current for HIGH Impedance State			100 -50	μA μA	$V_{OH} = 2.4 \text{ V}$ $V_{OL} = 0.4 \text{ V}$ -55°C to +125°C
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I_F	Input LOW Current					
	I_{FA} (Address Inputs) I_{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μA μA	$V_{CC} = \text{MAX}, V_F = 0.45 \text{ V}$
I_R	Input HIGH Current					
	I_{RA} (Address Inputs) I_{RCS} (Chip Select Input)			40 40	μA μA	$V_{CC} = \text{MAX}, V_R = 2.4 \text{ V}$
I_{CC}	Power Supply Current		85	110	mA	$V_{CC} = \text{MAX}$, Outputs open Inputs Grounded and Chip Selected
C_O	Output Capacitance		7		pF	$V_{CC} = 5.0 \text{ V}, V_O = 4.0 \text{ V}, f = 1.0 \text{ MHz}$
C_{IN}	Input Capacitance		4		pF	$V_{CC} = 5.0 \text{ V}, V_O = 4.0 \text{ V}, f = 1.0 \text{ MHz}$
V_C	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = \text{MIN}, I_A = -18 \text{ mA}$

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY •93427

AC CHARACTERISTICS: $T_A = 0\text{ C to }+75\text{ C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$.


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		25	45	ns	See Figure 1
t_{AA+}			25	45	ns	
t_{ACS-}	Chip Select Access Time		12	20	ns	
t_{ACS+}			12	20	ns	

AC CHARACTERISTICS: $T_A = -55\text{ C to }+125\text{ C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		25	60	ns	See Figure 1
t_{AA+}			25	60	ns	
t_{ACS-}	Chip Select Access Time		12	30	ns	
t_{ACS+}			12	30	ns	

Note 1: Typical values are at $V_{CC} = 5.0\text{ V}$, $+25^\circ\text{C}$ and max loading.

AC WAVEFORMS



AC TEST OUTPUT LOAD




Fig. 1

93431

ISOPLANAR SCHOTTKY TTL MEMORY

512 X 4-BIT READ ONLY MEMORY


DESCRIPTION – The 93431 is a fully decoded high speed 2048-bit ROM organized 512 words by four bits per word. The 93431 has uncommitted collector outputs. The outputs are off when the \overline{CS} input is in the HIGH state. Electrical characteristics are the same as the 93436.

- FULL MIL AND COMMERCIAL RANGES
- FAST CYCLE TIME — 30 ns TYP
- ORGANIZATION 512 WORDS X 4 BITS
- UNCOMMITTED COLLECTORS
- SEE 93436 FOR ELECTRICALS
- FULLY DECODED — ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUT PROVIDES EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- REPLACES TWO 256 x 4 ROMs — DOUBLE DENSITY WITH SAME SPACE AND POWER

PIN NAMES

A_0 to A_8 Address Inputs
 \overline{CS} Chip Select Input
 O_1 to O_4 Data Outputs

LOGIC DIAGRAM




V_{CC} = Pin 16

GND = Pin 8

○ = Pin Numbers


LOGIC SYMBOL



V_{CC} = Pin 16

GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

93432

ISOPLANAR SCHOTTKY TTL MEMORY

512 X 8-BIT READ ONLY MEMORY


DESCRIPTION – The 93432 is a fully decoded 4096-bit Read Only Memory organized 512 words by eight bits per word. The 93432 has uncommitted collector outputs. The device is enabled when \overline{CS}_1 and \overline{CS}_2 are LOW and CS_3 and CS_4 are HIGH. Electrical characteristics are the same as the 93438.

- **ADVANCED ISOPLANAR SCHOTTKY**
- **ORGANIZATION – 512 WORDS X 8 BITS**
- **UNCOMMITTED COLLECTOR OUTPUTS**
- **SEE 93438 FOR ELECTRICALS**
- **STANDARD 24-PIN DUAL IN-LINE PACKAGE**
- **FULL ADDRESS DECODING ON CHIP**
- **FAST CYCLE TIME – 35 ns TYP**


PIN NAMES

$\overline{CS}_1, \overline{CS}_2, CS_3, CS_4$ Chip Select Inputs
 A_0 to A_8 Address Inputs
 O_1 to O_8 Data Outputs

LOGIC DIAGRAM




LOGIC SYMBOL



V_{CC} = Pin 24
 GND = Pin 12

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

93436

ISOPLANAR SCHOTTKY TTL MEMORY




512x4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION - The 93436 is a fully decoded high speed 2048-bit field Programmable ROM organized 512 words by four bits per word. The 93436 has uncommitted collector outputs. The outputs are off when the \overline{CS} input is in the HIGH state. The 93436 is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the field programming procedure.

- FAST CYCLE TIME - 30 ns TYP.
- FULL MIL AND COMMERCIAL RANGES
- FIELD PROGRAMMABLE
- ORGANIZATION - 512 WORDS X 4 BITS
- UNCOMMITTED COLLECTORS - 93436
- FULLY DECODED - ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUT PROVIDES EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS FOR HIGH RELIABILITY
- REPLACES TWO 256 x 4 PROMS - DOUBLE DENSITY WITH SAME SPACE AND POWER

PIN NAMES

A ₀ - A ₈	Address Inputs
\overline{CS}	Chip Select Input
O ₁ - O ₄	Data Outputs



FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93436

FUNCTIONAL DESCRIPTION - The 93436 is a bipolar field Programmable Read Only Memory (PROM) organized 512 words by four bits per word. Open collector outputs are provided on the 93436 for use in wired-OR systems. Chip Select is active LOW; i.e., a HIGH (logic "1") on the CS pin will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A₉ inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichchrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING - The 93436 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown in Chapter 6, page 6-15.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC}	-0.5 V to +7.0 V
Input Voltages	-0.5 V to +5.5 V
Current Into Output Terminal	100 mA
Output Voltages	-0.5 V to 4.0 V

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93436XC,	4.75 V	5.0 V	5.25 V	0°C to +75°C
93436XM,	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
I _{CEX}	Output Leakage Current			50	μA	V _{CC} = MAX, V _{CEX} = 4.0 V, 0°C to +75°C Address any HIGH Output
I _{CEX}	Output Leakage Current			100	μA	V _{CC} = MAX, V _{CEX} = 4.0 V, -55°C to +125°C Address any HIGH Output
V _{OL}	Output LOW Voltage		0.30	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA, A ₀ = +10.8 V A ₁ through A ₉ = HIGH
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I _F	Input LOW Current		-160	-250	μA	V _{CC} = MAX, V _F = 0.45 V
	I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160	-250	μA	
I _R	Input HIGH Current					V _{CC} = MAX, V _R = 2.4 V
	I _{RA} (Address Inputs)			40	μA	
	I _{RCS} (Chip Select Input)			40	μA	
I _{CC}	Power Supply Current		95	130	mA	V _{CC} = MAX, Outputs open Inputs Grounded and Chip Selected
C _O	Output Capacitance		7.0		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
C _{IN}	Input Capacitance		4.0		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
V _C	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _A = -18 mA

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$.



SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		30	50	ns	See Figure 1
t_{AA+}			30	50	ns	
t_{ACS-}	Chip Select Access Time		15	25	ns	
t_{ACS+}			15	25	ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		30	60	ns	See Figure 1
t_{AA+}			30	60	ns	
t_{ACS-}	Chip Select Access Time		15	30	ns	
t_{ACS+}			15	30	ns	

Note 1: Typical values are at $V_{CC} = 5.0\text{ V}$, $+25^\circ\text{C}$ and max loading.

AC WAVEFORM AND TEST OUTPUT LOAD



15 mA Load

Fig. 1

93438

ISOPLANAR SCHOTTKY TTL MEMORY




512×8-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION – The 93438 is a fully decoded 4096-bit field Programmable ROM organized 512 words by eight bits per word. The 93438 has uncommitted collector outputs. The device is enabled when \overline{CS}_1 and \overline{CS}_2 are LOW and CS_3 and CS_4 are HIGH. The 93438 is supplied with all bits stored as logic "1"s and may be programmed to logic "0"s by following the field programming procedure.

- FULL MIL AND COMMERCIAL RANGES
- FIELD PROGRAMMABLE
- ORGANIZATION – 512 WORDS X 8 BITS
- UNCOMMITTED COLLECTORS
- FULLY DECODED – ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 24-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS FOR HIGH RELIABILITY

PIN NAMES

$A_0 - A_8$	Address Inputs
$\overline{CS}_1, \overline{CS}_2, CS_3, CS_4$	Chip Select Inputs
$O_1 - O_8$	Data Outputs



FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93438

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC}	-0.5 V to +7.0 V
Input Voltage	-0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	-0.5 V to 4.0 V

GUARANTEED OPERATING RANGES

PART NUMBERS	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93438XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93438XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type, F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FUNCTIONAL DESCRIPTION – The 93438 is a bipolar field Programmable Read Only Memory (PROM) organized 512 words by eight bits per word. Open collector outputs are provided on the 93438 for use in wired-OR systems. Chip Select follows the logic equation: $\overline{CS}_1 \cdot \overline{CS}_2 \cdot CS_3 \cdot CS_4 = CS$; i.e., if \overline{CS}_1 and \overline{CS}_2 are both active LOW and CS_3 and CS_4 are both active HIGH, all eight outputs are enabled; for any other condition all eight outputs are disabled.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A_g inputs, the chip is selected, and data is valid at the outputs after t_{AD} nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the procedure in Chapter 6, page 6-15.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise note.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
I _{CEX}	Output Leakage Current			50	μA	V _{CC} = MAX, V _{CEX} = 4.0 V, 0°C to +75°C Address any HIGH Output
I _{CEX}	Output Leakage Current			100	μA	V _{CC} = MAX, V _{CEX} = 4.0 V, -55°C to +125°C Address any HIGH Output
V _{OL}	Output LOW Voltage		0.30	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA A ₀ = +10.8 V, A ₁ - A ₈ = HIGH
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I _F	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μA μA	V _{CC} = MAX, V _F = 0.45 V
I _R	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40 40	μA μA	V _{CC} = MAX, V _R = 2.4 V
I _{CC}	Power Supply Current		130	175	mA	V _{CC} = MAX, Outputs Open Inputs Grounded and Chip Selected
C _O	Output Capacitance		7		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
C _{IN}	Input Capacitance		4		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
V _C	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _A = -18 mA

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93438

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-} t_{AA+}	Address to Output Access Time		35	55	ns	See Figure 1
			35	55	ns	
t_{ACS-} t_{ACS+}	Chip Select Access Time		15	25	ns	
				15	25	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-} t_{AA+}	Address to Output Access Time		35	70	ns	See Figure 1
			35	70	ns	
t_{ACS-} t_{ACS+}	Chip Select Access Time		15	30	ns	
				15	30	

Note (1): Typical values are at $V_{CC} = 5.0\text{ V}$, $+25^\circ\text{C}$ and max loading.

AC WAVEFORM



AC TEST OUTPUT LOAD



15 mA Load

Fig. 1

93441

ISOPLANAR SCHOTTKY TTL MEMORY

512 X 4-BIT READ ONLY MEMORY


DESCRIPTION – The 93441 is a fully decoded high speed 2048-bit ROM organized 512 words by four bits per word. The 93441 has 3-state outputs. The outputs are off when the CS input is in the HIGH state. Electrical Characteristics are the same as the 93446.

- FULL MIL AND COMMERCIAL RANGES
- FAST CYCLE TIME – 30 ns TYP
- ORGANIZATION – 512 WORDS X 4 BITS
- SEE 93446 FOR ELECTRICALS
- 3-STATE OUTPUTS
- FULLY DECODED – ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUT PROVIDES EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- REPLACES TWO 256 x 4 ROMs – DOUBLE DENSITY WITH SAME SPACE AND POWER


PIN NAMES

A₀ to A₈ Address Inputs
 $\overline{\text{CS}}$ Chip Select Input
 O₁ to O₄ Data Outputs

LOGIC DIAGRAM




LOGIC SYMBOL



V_{CC} = Pin 16
 GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

93442

ISOPLANAR SCHOTTKY TTL MEMORY




512 X 8-BIT READ ONLY MEMORY

DESCRIPTION – The 93442 is a fully decoded 4096-bit Read Only Memory organized 512 words by eight bits per word. The 93442 has 3-state outputs. The device is enabled when \overline{CS}_1 and \overline{CS}_2 are LOW and CS_3 and CS_4 are HIGH. Electrical characteristics are the same as the 93448.

- FULL MIL AND COMMERCIAL RANGES
- ADVANCED ISOPLANAR SCHOTTKY
- ORGANIZATION – 512 WORDS X 8 BITS
- SEE 93448 FOR ELECTRICALS
- 3-STATE OUTPUTS
- STANDARD 24-PIN DUAL IN-LINE PACKAGE
- FULL ADDRESS DECODING ON CHIP
- FAST CYCLE TIME – 35 ns TYP

PIN NAMES

$\overline{CS}_1, \overline{CS}_2, CS_3, CS_4$ Chip Select Inputs
 A_0 to A_8 Address Inputs
 O_1 to O_8 Data Outputs



93446

ISOPLANAR SCHOTTKY TTL MEMORY




512×4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION - The 93446 is a fully decoded high speed 2048-bit field Programmable ROM organized 512 words by four bits per word. The 93446 has 3-state outputs. The outputs are off when the \overline{CS} input is in the HIGH state. The 93446 is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the field programming procedure.

- FAST CYCLE TIME - 30 ns TYP.
- FULL MIL AND COMMERCIAL RANGES
- FIELD PROGRAMMABLE
- ORGANIZATION - 512 WORDS X 4 BITS
- 3-STATE OUTPUTS
- FULLY DECODED - ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUT PROVIDES EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS FOR HIGH RELIABILITY
- REPLACES TWO 256 x 4 PROMS - DOUBLE DENSITY WITH SAME SPACE AND POWER

PIN NAMES

A₀ - A₈ Address Inputs
 \overline{CS} Chip Select Input
 O₁ - O₄ Data Outputs



FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93446

FUNCTIONAL DESCRIPTION - The 93446 is a bipolar field Programmable Read Only Memory (PROM) organized 512 words by four bits per word. The 93446 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select is active LOW; i.e., a HIGH (logic "1") on the \overline{CS} pin will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A_0 through A_9 inputs, the chip is selected, and data is valid at the outputs after t_{DA} nanoseconds.

Programming (selectively opening nichchrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING - The 93446 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown in Chapter 6, page 6-15.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{CC}	-0.5 V to +7.0 V
Input Voltages	-0.5 V to +5.5 V
Current Into Output Terminal	100 mA
Output Voltages	-0.5 V to 4.0 V

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93446XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93446XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
V_{OL}	Output LOW Voltage		0.30	0.45	V	$V_{CC} = \text{MIN}$, $I_{OL} = 16 \text{ mA}$, $A_0 = +10.8 \text{ V}$ A_1 through $A_9 = \text{HIGH}$
V_{OH}	Output HIGH Voltage	2.4			V	$V_{CC} = \text{MIN}$, $I_{OH} = -2.0 \text{ mA}$
I_{off}	Output Leakage Current for HIGH Impedance State			50 -50	μA μA	$V_{OH} = 2.4 \text{ V}$ $V_{OL} = 0.4 \text{ V}$ 0°C to +75°C
I_{off}	Output Leakage Current for HIGH Impedance State			100 -50	μA μA	$V_{OH} = 2.4 \text{ V}$ $V_{OL} = 0.4 \text{ V}$ -55°C to +125°C
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I_F	Input LOW Current					
	I_{FA} (Address Inputs) I_{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μA μA	$V_{CC} = \text{MAX}$, $V_F = 0.45 \text{ V}$
I_R	Input HIGH Current					
	I_{RA} (Address Inputs) I_{RCS} (Chip Select Input)			40 40	μA μA	$V_{CC} = \text{MAX}$, $V_R = 2.4 \text{ V}$
I_{CC}	Power Supply Current		95	130	mA	$V_{CC} = \text{MAX}$, Outputs open Inputs Grounded and Chip Selected
C_O	Output Capacitance		7		pF	$V_{CC} = 5.0 \text{ V}$, $V_O = 4.0 \text{ V}$, $f = 1.0 \text{ MHz}$
C_{IN}	Input Capacitance		4		pF	$V_{CC} = 5.0 \text{ V}$, $V_O = 4.0 \text{ V}$, $f = 1.0 \text{ MHz}$
V_C	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = \text{MIN}$, $I_A = -18 \text{ mA}$

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93446

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$.



SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		30	50	ns	See Figure 1
t_{AA+}			30	50	ns	
t_{ACS-}	Chip Select Access Time		15	25	ns	
t_{ACS+}			15	25	ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		30	60	ns	See Figure 1
t_{AA+}			30	60	ns	
t_{ACS-}	Chip Select Access Time		15	30	ns	
t_{ACS+}			15	30	ns	

Note 1: Typical values are at $V_{CC} = 5.0\text{ V}$, $+25^\circ\text{C}$ and max loading.

AC WAVEFORM AND TEST OUTPUT LOAD



15 mA Load

Fig. 1

93448

ISOPLANAR SCHOTTKY TTL MEMORY




512x8-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION - The 93448 is a fully decoded 4096-bit field Programmable ROM organized 512 words by eight bits per word. The 93448 has 3-state outputs. The device is enabled when \overline{CS}_1 and \overline{CS}_2 are LOW and CS_3 and CS_4 are HIGH. The 93448 is supplied with all bits stored as logic "1"s and may be programmed to logic "0"s by following the field programming procedure.

- FULL MIL AND COMMERCIAL RANGES
- FIELD PROGRAMMABLE
- ORGANIZATION - 512 WORDS X 8 BITS
- 3-STATE OUTPUTS
- FULLY DECODED - ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 24-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS FOR HIGH RELIABILITY
- REPLACES TWO 256 X 8 PROMs - DOUBLE DENSITY WITH SAME SPACE AND POWER

PIN NAMES

$A_0 - A_8$ Address Inputs
 $\overline{CS}_1, \overline{CS}_2, CS_3, CS_4$ Chip Select Inputs
 $O_1 - O_8$ Data Outputs



FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93448

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC}	-0.5 V to +7.0 V
Input Voltage	-0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	-0.5 V to 4.0 V

GUARANTEED OPERATING RANGES

PART NUMBERS	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93448XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93448XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FUNCTIONAL DESCRIPTION – The 93448 is a bipolar field Programmable Read Only Memory (PROM) organized 512 words by eight bits per word. The 93448 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select for both devices follows the logic equation: $\overline{CS}_1 \cdot \overline{CS}_2 \cdot CS_3 \cdot CS_4 = CS$; i.e., if \overline{CS}_1 and \overline{CS}_2 are both active LOW and CS_3 and CS_4 are both active HIGH, all eight outputs are enabled; for any other condition all eight outputs are disabled.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A₈ inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the procedures in Chapter 6, page 6-15.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise note.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
V _{OL}	Output LOW Voltage		0.30	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA A ₀ = +10.8 V, A ₁ - A ₈ = HIGH
V _{OH}	Output HIGH Voltage	2.4			V	V _{CC} = MIN, I _{OH} = -2.0 mA
I _{off}	Output Leakage Current for HIGH Impedance State			50 -50	μA μA	V _{OH} = 2.4 V V _{OL} = 0.4 V 0°C to +75°C
I _{off}	Output Leakage Current for HIGH Impedance State			100 -50	μA μA	V _{OH} = 2.4 V V _{OL} = 0.4 V -55°C to +125°C
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I _F	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μA μA	V _{CC} = MAX, V _F = 0.45 V
I _R	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40 40	μA μA	V _{CC} = MAX, V _R = 2.4 V
I _{CC}	Power Supply Current		130	175	mA	V _{CC} = MAX, Outputs Open Inputs Grounded and Chip Selected
C _O	Output Capacitance		7		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
C _{IN}	Input Capacitance		4		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
V _C	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _A = -18 mA

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		35	55	ns	See Figure 1
t_{AA+}			35	55	ns	
t_{ACS-}	Chip Select Access Time		15	25	ns	
t_{ACS+}			15	25	ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		35	70	ns	See Figure 1
t_{AA+}			35	70	ns	
t_{ACS-}	Chip Select Access Time		15	30	ns	
t_{ACS+}			15	30	ns	

Note (1): Typical values are at $V_{CC} = 5.0\text{ V}$, 5.0 V , $+25^\circ\text{C}$ and max loading.

SWITCHING WAVEFORMS



SWITCHING TEST OUTPUT LOAD



15 mA Load

Fig. 1

93452 / 93453

ISOPLANAR SCHOTTKY TTL MEMORY



1024×4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION – The 93452 and 93453 are fully decoded high speed 4096-bit field Programmable Read Only Memories organized 1024 words by four bits per word. The devices are identical except for the output stages. The 93452 has uncommitted collector outputs, while the 93453 has 3-state outputs. In either case, the outputs are enabled when \overline{CS}_1 and \overline{CS}_2 are LOW.

- FULL MIL AND COMMERCIAL RANGES
- FAST CYCLE TIME – 35 ns TYP
- ORGANIZATION – 1024 WORDS X 4 BITS
- UNCOMMITTED COLLECTOR OUTPUTS – 93452
- 3-STATE OUTPUTS – 93453
- FULLY DECODED – ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- 18-PIN DUAL IN-LINE PACKAGE
- REPLACES FOUR 256 X 4 PROMs

PIN NAMES

A_0 to A_9 Address Inputs
 $\overline{CS}_1, \overline{CS}_2$ Chip Select Inputs
 O_1 to O_4 Data Outputs



93454

ISOPLANAR SCHOTTKY TTL MEMORY

1024x8-BIT READ ONLY MEMORY




DESCRIPTION – The 93454 is a fully decoded 8192-bit Read Only Memory organized 1024 words by eight bits per word. The 93454 has uncommitted collector outputs. The device is enabled when \overline{CS}_1 and \overline{CS}_2 are LOW and CS_3 and CS_4 are HIGH.

The contents of the memory are mask programmed to the customer's specifications. The customer can specify the desired ROM code on punched cards using the 93454 Data Card Format or on the 4K/8K-bit TTL ROM and PROM Customer Coding Form.

- FULL MIL AND COMMERCIAL RANGES
- ADVANCED ISOPLANAR SCHOTTKY TECHNOLOGY
- ORGANIZATION – 1024 WORDS X 8 BITS
- UNCOMMITTED COLLECTOR OUTPUTS – 93454
- FULLY DECODED – ON-CHIP ADDRESS DECODER AND BUFFER
- FOUR CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 24-PIN DUAL IN-LINE PACKAGES
- ACCESS TIME – 45 ns MAX (0°C – 75°C)

PIN NAMES

$\overline{CS}_1, \overline{CS}_2, CS_3, CS_4$ Chip Select Inputs
 $A_0 - A_9$ Address Inputs
 $O_1 - O_8$ Data Outputs



FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93454

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC}	-0.5 V to +7.0 V
Input Voltage	-0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	-0.5 V to V _{CC}

GUARANTEED OPERATING RANGES

PART NUMBERS	SUPPLY VOLTAGE (V _{CC})			TEMPERATURE
	MIN	TYP	MAX	
93454XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93454XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X Package type, D for Ceramic DIP, P for Plastic DIP, F for Flatpak. See Package Information on this data sheet.

FUNCTIONAL DESCRIPTION — The 93454 is a bipolar Read Only Memory (ROM) organized 1024 words by eight bits per word. Open collector outputs are provided on the 93454 for use in wired-OR systems. Chip Select follows the logic equation: $\overline{CS}_1 \cdot \overline{CS}_2 \cdot CS_3 \cdot CS_4 = CS$; *i.e.*, if \overline{CS}_1 and \overline{CS}_2 are both active LOW and CS_3 and CS_4 are both active HIGH, all eight outputs are enabled; for any other condition all eight outputs are disabled.

The read function is identical to that of any other conventional bipolar ROM. That is, a binary address is applied to the A₀ - A₉ inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
I _{CEX}	Output Leakage Current			50	μA	V _{CC} = MAX, V _{CEX} = V _{CC} , 0°C to +75°C Address any HIGH Output
I _{CEX}	Output Leakage Current			100	μA	V _{CC} = MAX, V _{CEX} = V _{CC} , -55°C to +125°C Address any HIGH Output
V _{OL}	Output LOW Voltage		0.30	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA Address any LOW Output
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I _F	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μA μA	V _{CC} = MAX, V _F = 0.45 V
I _R	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40 40	μA μA	V _{CC} = MAX, V _R = 2.4 V
I _{CC}	Power Supply Current		110	150	mA	V _{CC} = MAX, Outputs Open Inputs Grounded and Chip Selected
C _O	Output Pin Capacitance		7		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
C _I	Input Pin Capacitance		4		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
V _C	Input Clamp Diode Voltage			1.2	V	V _{CC} = MIN, I _A = -18 mA

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93454

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-} t_{AA+}	Address to Output Access Time		30	45	ns	See Figure 1
			30	45	ns	
t_{ACS-} t_{ACS+}	Chip Select Access Time		20	30	ns	
			20	30	ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-} t_{AA+}	Address to Output Access Time		30	60	ns	See Figure 1
			30	60	ns	
t_{ACS-} t_{ACS+}	Chip Select Access Time		20	40	ns	
			20	40	ns	

Note (1): Typical values are at $V_{CC} = 5.0\text{ V}$, $T_A = +25^\circ\text{C}$, and MAX loading.

AC WAVEFORM



AC TEST OUTPUT LOAD



15 mA Load

Fig. 1

93457

ISOPLANAR SCHOTTKY TTL MEMORY

256x4-BIT READ ONLY MEMORY


DESCRIPTION – The 93457 is a fully decoded high speed 1024-bit Read Only Memory organized 256 words by four bits per word. The 93457 has uncommitted collector outputs. The outputs are off when either of the CS inputs are in the HIGH state. The contents of the memory are mask programmed to the customers specification. The customer can specify the desired ROM code on the 4-bit/word Coding Form. Electrical characteristics are the same as the 93417.

- FULL MIL AND COMMERCIAL RANGES
- 512 x 4 BITS PER WORD
- UNCOMMITTED COLLECTOR OUTPUTS
- SEE 93417 FOR ELECTRICALS
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- FULLY DECODED – ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- FAST CYCLE TIME – 25 ns TYP
- POWER DISSIPATION – 425 mW TYP

PIN NAMES


$A_0 - A_7$	Address Inputs
$\overline{CS}_1, \overline{CS}_2$	Chip Select Inputs
$O_1 - O_4$	Data Outputs

LOGIC DIAGRAM




○ = Pin Numbers

LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8

CONNECTION DIAGRAM



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

93464

ISOPLANAR SCHOTTKY TTL MEMORY

1024×8-BIT READ ONLY MEMORY


DESCRIPTION – The 93464 is a fully decoded 8192-bit Read Only Memory organized 1024 words by eight bits per word. The 93464 has 3-state outputs. The device is enabled when \overline{CS}_1 and \overline{CS}_2 are LOW and CS_3 and CS_4 are HIGH.

The contents of the memory are mask programmed to the customer's specification. The customer can specify the desired ROM code on punched cards using the 93464 Data Card Format or on the 4K/8K-bit TTL ROM and PROM Customer Coding Form.


- FULL MIL AND COMMERCIAL RANGES
- ADVANCED ISOPLANAR SCHOTTKY TECHNOLOGY
- ORGANIZATION – 1024 WORDS X 8 BITS
- 3-STATE OUTPUTS
- FULLY DECODED – ON-CHIP ADDRESS DECODER AND BUFFER
- FOUR CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 24-PIN DUAL IN-LINE PACKAGES
- ACCESS TIME – 45 ns MAX (0°C – 75°C)

PIN NAMES


$\overline{CS}_1, \overline{CS}_2, CS_3, CS_4$ Chip Select Inputs
 $A_0 - A_9$ Address Inputs
 $O_1 - O_8$ Data Outputs



LOGIC DIAGRAM



CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93464

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC}	-0.5 V to +7.0 V
Input Voltage	-0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	-0.5 V to V _{CC}

GUARANTEED OPERATING RANGES

PART NUMBERS	SUPPLY VOLTAGE (V _{CC})			TEMPERATURE
	MIN	TYP	MAX	
93464XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93464XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X Package type. D for Ceramic DIP. P for Plastic DIP. F for Flatpak. See Package Information on this data sheet.

FUNCTIONAL DESCRIPTION – The 93464 is a bipolar Read Only Memory (ROM) organized 1024 words by eight bits per word. The 93464 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select follows the logic equation: $\overline{CS}_1 \cdot \overline{CS}_2 \cdot CS_3 \cdot CS_4 = CS$; *i.e.*, if \overline{CS}_1 and \overline{CS}_2 are both active LOW and CS_3 and CS_4 are both active HIGH, all eight outputs are enabled; for any other condition all eight outputs are disabled.

The read function is identical to that of any other conventional bipolar ROM. That is, a binary address is applied to the A₀ – A₉ inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
V _{OL}	Output LOW Voltage		0.30	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA Address any LOW Output
V _{OH}	Output HIGH Voltage	2.4			V	V _{CC} = MIN, I _{OH} = -2.0 mA
I _{off}	Output Leakage Current for HIGH Impedance State			50 -50	μA μA	V _{OH} = 2.4 V V _{OL} = 0.4 V 0°C to +75°C
I _{off}	Output Leakage Current for HIGH Impedance State			100 50	μA μA	V _{OH} = 2.4 V V _{OL} = 0.4 V -55°C to +125°C
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I _F	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		160 160	250 250	μA μA	V _{CC} = MAX, V _F = 0.45 V
I _R	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40 40	μA μA	V _{CC} = MAX, V _R = 2.4 V
I _{CC}	Power Supply Current		110	150	mA	V _{CC} = MAX, Outputs Open Inputs Grounded and Chip Selected
C _O	Output Pin Capacitance		7		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
C _I	Input Pin Capacitance		4		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
V _C	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _A = -18 mA

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93464

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-} t_{AA+}	Address to Output Access Time		30 30	45 45	ns ns	See Figure 1
t_{ACS-} t_{ACS+}	Chip Select Access Time		20 20	30 30	ns ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-} t_{AA+}	Address to Output Access Time		30 30	60 60	ns ns	See Figure 1
t_{ACS-} t_{ACS+}	Chip Select Access Time		20 20	40 40	ns ns	

Note (1): Typical values are at $V_{CC} = 5.0\text{ V}$, $T_A = +25^\circ\text{C}$, and MAX loading.

AC WAVEFORM



AC TEST OUTPUT LOAD



15 mA Load

Fig. 1

93467

ISOPLANAR SCHOTTKY TTL MEMORY




256x4-BIT READ ONLY MEMORY

DESCRIPTION – The 93467 is a fully decoded high speed 1024-bit Read Only Memory organized 256 words by four bits per word. The 93467 has 3-state outputs. The outputs are off when either of the CS inputs are in the HIGH state. The contents of the memory are mask programmed to the customers specification. The customer can specify the desired ROM code on the 4-bit/word Coding Form. The electrical characteristics are the same as the 93427.

- FULL MIL AND COMMERCIAL RANGES
- ORGANIZATION 512 x 4 BITS PER WORD
- SEE 93427 FOR ELECTRICALS
- 3-STATE OUTPUTS
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- FULLY DECODED – ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- FAST CYCLE TIME – 25 ns TYP
- POWER DISSIPATION – 425 mW TYP

PIN NAMES

$A_0 - A_7$ Address Inputs
 $\overline{CS}_1, \overline{CS}_2$ Chip Select Inputs
 $O_1 - O_4$ Data Outputs



TTL ISOPLANAR MEMORY 93470/93471




4096 × 1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The 93470 and 93471 are 4096-bit TTL Read/Write Random Access Memories organized 4096 words by one bit. The devices are identical except for the output stage. The 93470 has an uncommitted collector output, while the 93471 has a 3-state output. The devices have full decoding on chip, separate Data Input and Data Output lines and active LOW Chip Select lines. They are designed for high performance main memory application and can be used to replace four 1024-bit RAMs.

- FULL MIL AND COMMERCIAL RANGES
- ORGANIZATION – 4096 WORDS X 1 BIT
- READ ACCESS TIME – 50 ns TYPICAL
- CHIP SELECT ACCESS TIME – 25 ns TYPICAL
- UNCOMMITTED COLLECTOR OUTPUT – 93470
- 3-STATE OUTPUTS – 93471
- NON-INVERTING DATA OUTPUT
- POWER DISSIPATION – 0.22 mW/BIT TYPICAL
- REPLACES FOUR 1024 BY ONE RAMs

PIN NAMES

\overline{CS}	Chip Select Input
A ₀ – A ₁₁	Address Inputs
\overline{WE}	Write Enable
D _{IN}	Data Input
D _{OUT}	Data Output



FUNCTIONAL DESCRIPTION - The 93470 and 93471 are fully decoded 4096-bit Random Access Memories organized 4096 words by one bit. Word selection is achieved by means of a 12-bit address, A₀ thru A₁₁.

The Chip Select input is provided for logic flexibility. For larger memories, the fast Chip Select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} (pin 5). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at the Data Outputs.

The 93471 has 3-state outputs which provide drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

The 93470 has uncommitted collector outputs to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93470s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of value R_L must be used to provide a HIGH at the output when it is off. Any value of R_L within the range specified below may be used.

$$\frac{V_{CC(max)}}{8 - F.O. (1.6)}$$

≤ R_L ≤

$$\frac{V_{CC(min)} - V_{OH}}{N(I_{CEX}) + F.O. (0.04)}$$

R_L is in kΩ

N = number of wired-OR outputs tied together

F.O. = number of TTL Unit Loads (U.L.) driven

I_{CEX} = Memory Output Leakage Current in mA

V_{OH} = Required Output HIGH level at Output Node

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}.

TRUTH TABLE

INPUTS			OUTPUTS		MODE
\overline{CS}	\overline{WE}	D _{IN}	93470 O.C.	93471 3-STATE	
H	X	X	H	HIGH Z	Not Selected
L	L	L	H	HIGH Z	Write "0"
L	L	H	H	HIGH Z	Write "1"
L	H	X	D _{OUT}	D _{OUT}	Read

H - HIGH Voltage; L - LOW Voltage; X - Don't Care (HIGH or LOW);
HIGH Z - High Impedance; OC - Open Collector

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)*	-0.5 V to +5.5 V
Input Current (dc)*	-12 mA to +5.0 mA
Voltage Applied to Outputs (output HIGH)**	-0.5 V to +5.5 V
Output Current (dc)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93470XC, 93471XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93470XM, 93471XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type, F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93470 • 93471

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS	
		MIN	TYP (Note 3)	MAX			
V _{OL}	Output LOW Voltage		0.3	0.45	V	V _{CC} MIN, I _{OL} = 8 mA	
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs	
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs	
I _{IL}	Input LOW Current		250	400	μA	V _{CC} MAX, V _{IN} = 0.4 V	
I _{IH}	Input HIGH Current		1.0	40	μA	V _{CC} MAX, V _{IN} = 4.5 V	
V _{CD}	Input Diode Clamp Voltage		1.0	1.5	V	V _{CC} = MAX, V _{IN} = 5.25 V	
I _{CEX}	Output Leakage Current	93470	1.0	100	μA	V _{CC} = MAX, V _{OUT} = 4.5 V	
I _{OFF}	Output Current (HIGH Z)	93471		50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V	
				-50		V _{CC} = MAX, V _{OUT} = 0.5 V	
V _{OH}	Output HIGH Voltage	93471	2.4		V	V _{CC} = MIN, I _{OH} = -5.2 mA	
I _{OS}	Output Current Short Circuit to Ground	93471		-100	mA	V _{CC} = MAX, Note 7	
I _{CC}		93470 71XC		170	mA	T _A = +75°C	V _{CC} = MAX, All Inputs and Outputs Open
	Power Supply Current	93470 71XC		190		T _A = 0°C	
		93470 71XM		155		T _A = +125°C	
		93470 71XM		205		T _A = -55°C	

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

SYMBOL	CHARACTERISTIC	93470, 71XC			93470, 71XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Time		25			25		ns	
t _{RCS}	Chip Select Recovery Time (93470)		25			25	See Test Circuit and Waveforms		
t _{ZRCS}	Chip Select to HIGH Z (93471)		25			25			
t _{AOS}	Output Enable Time		25			25			
t _{ROS}	Output Enable Recovery Time (93470)		25			25			
t _{ZROS}	Output Enable to HIGH Z (93471)		25			25			
t _{AA}	Address Access Time		55			55			
WRITE MODE	DELAY TIMES								
t _{WS}	Write Disable Time (93470)		20			20	ns		
t _{ZWS}	Write Disable to HIGH Z (93471)		20			20			
t _{WR}	Write Recovery Time		25			25			
	INPUT TIMING REQUIREMENTS							ns	
t _W	Write Pulse Width (no guaranteed writes)		30			30	See Test Circuit and Waveforms		
t _{WSD}	Data Set-Up Time Before Write		0			0			
t _{WD}	Data Hold Time After Write		0			0			
t _{WSA}	Address Set-Up Time		0			0			
t _{WA}	Address Hold Time		0			0			
t _{WSCS}	Chip Select Set-Up Time		0			0			
t _{WCS}	Chip Select Hold Time		0			0			
C _I	Input Pin Capacitance		4			4		pF	Measure with Pulse Technique
C _O	Output Pin Capacitance		7			7			

NOTES:


1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{CC} = 5.0$ V, $T_A = +25^\circ\text{C}$, and MAX loading.
4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = $50^\circ\text{C}/\text{Watt}$, Ceramic DIP; $65^\circ\text{C}/\text{Watt}$, Plastic DIP; NA, Flatpak.
 θ_{JA} (Junction to Ambient) (still air) = $90^\circ\text{C}/\text{Watt}$, Ceramic DIP; $110^\circ\text{C}/\text{Watt}$, Plastic DIP; NA, Flatpak.
 θ_{JC} (Junction to Case) = $25^\circ\text{C}/\text{Watt}$, Ceramic DIP; $25^\circ\text{C}/\text{Watt}$, Plastic DIP; $15^\circ\text{C}/\text{Watt}$, Flatpak.


5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
6. t_{VSA} measured at $t_{VSA} = \text{MIN}$, t_{VSA} measured at $t_{VSA} = \text{MIN}$.
7. Duration of short circuit should not exceed one second.

TYPICAL ELECTRICAL CHARACTERISTIC CURVES

OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH) (93470 ONLY)




OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH Z STATE) (93471 ONLY)




93470/93471


OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT LOW)




POWER SUPPLY CURRENT VERSUS TEMPERATURE



ADDRESS ACCESS TIME VERSUS LOAD CAPACITANCE




INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS TEMPERATURE




AC TEST LOAD AND WAVEFORM

LOADING CONDITIONS




Load A




Load B

INPUT PULSES




WRITE MODE




(All above measurements referenced to 1.5 V unless otherwise indicated)

READ MODE


PROPAGATION DELAY FROM OUTPUT ENABLE



PROPAGATION DELAY FROM CHIP SELECT



PROPAGATION DELAY FROM ADDRESS INPUTS



ISOPLANAR INTEGRATED INJECTION LOGIC MEMORY 93481




4096 × 1-BIT DYNAMIC RANDOM ACCESS MEMORY

DESCRIPTION — The Fairchild 93481 is an address multiplexed fully decoded 4096 x 1 bipolar dynamic RAM. The inputs and output are conventional TTL. The first five address inputs are latched with AE and the last seven are applied after AE and are used in conventional "ripple-through" fashion.

- 4096 X 1 BIT PER WORD
- FULLY TTL COMPATIBLE — NO SPECIAL CLOCK DRIVERS REQUIRED
- ADDRESS MULTIPLEXED
- ON-CHIP DATA LATCH
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- 32-LINE REFRESH — 2 ms REFRESH INTERVAL
- ACCESS TIME 90 ns TYPICAL
- CYCLE TIME 250 ns TYPICAL
- POWER DISSIPATION 45 mW STANDBY, 350 mW TYPICAL AT MIN CYCLE TIME
- 3-STATE OUTPUT
- TEMPERATURE RANGE 0° - 70°C

PIN NAMES

A ₀ -A ₄	Multiplexed Address Inputs
A ₅ -A ₆	Non-multiplexed Address Inputs
\overline{CS}_1 , \overline{CS}_2	Chip Select Inputs
D _{OUT}	Data Output
LE	Output Latch Enable
D _{IN}	Data Input
AE	Address Enable
\overline{WE}	Write Enable



FUNCTIONAL DESCRIPTION

Addressing — The storage array is organized in 32 rows of 128 cells. Twelve bits of address information are required to uniquely define one storage cell out of 4096. To accomplish this within the constraints of a 16-pin package, the 93481 operates in conjunction with external addressing logic to examine sequentially five bits (ROW address) and then seven bits (COLUMN) of address information. Signals on the $A_0 - A_4$ inputs must be in the desired state at least a set-up time t_{AS} before the AE signal goes HIGH and must then remain fixed for at least the hold time t_{AH} . These timing requirements insure that the positive-going AE signal latches the $A_0 - A_4$ information into the internal row addressing logic. To complete the addressing operation, the AE signal must remain HIGH and the external addressing logic must present the final seven bits of the address on the $A_0 - A_6$ inputs.

Read Operation — The Write Enable input \overline{WE} must be in the HIGH state for a read operation. After addressing a cell as outlined above, its content will exit via the output latch, which is transparent when the Latch Enable input LE is HIGH. The access delay t_{CAA} is measured from the time that the column address becomes valid, as is the latch input set-up time t_{ALS} . This latter parameter defines the earliest time that LE can go LOW and still insure that the desired data will be latched in. The latest time that LE can go LOW, for the purpose of retaining the data, is determined by two constraints. LE must go LOW no later than t_{ALH} , measured with respect to an address change. Also, LE must go LOW no later than t_{LH} , which is measured with respect to the negative-going edge of AE. If the LE signal timing satisfies these constraints, the latch will retain the data for as long as desired. A subsequent read or write operation will not affect the state of the latch so long as LE remains LOW. If LE subsequently goes HIGH while AE is LOW, the latch will no longer retain the data and its output will go to the high impedance state. It will then remain in this condition so long as AE remains LOW, regardless of the LE input signal.

If either or both Chip Select inputs are HIGH, D_{OUT} will be in the high impedance state.

Write Operation — After addressing a cell in the manner previously described, a LOW signal on \overline{WE} will cause the data on the D_{IN} input to be stored, provided that both Chip Select inputs are LOW. To avoid writing in the wrong cell, \overline{WE} should not go LOW before the column address set-up time t_{WSA} , and the address inputs should not be changed until after the address hold time t_{WHA} . Both the set-up time and hold time for D_{IN} are measured with respect to the trailing (i.e., positive-going) edge of the write pulse. If LE is HIGH during a write operation, D_{OUT} will go HIGH regardless of the state of D_{IN} . After \overline{WE} goes HIGH at the end of a write pulse, the D_{OUT} signal will be the same as the data just stored, assuming that the address remains constant and both Chip Select inputs remain LOW.

Refresh — A normal read or write cycle causes all cells in the addressed row to be refreshed. Also, cycling AE such that the t_{TA} and t_{TR} requirements are met refreshes all cells in the addressed row, regardless of the \overline{WE} and \overline{CS} input signals. Each row must be refreshed at intervals of 2 ms or less.

Power Dissipation — There are three distinct power states in the 93481. When AE is HIGH the I_{CC} current is typically 100 mA. When AE is LOW, I_{CC} is typically 20 mA if the output latch is retaining data or 10 mA if the latch is not retaining data. When AE goes from LOW to HIGH the resultant increase in I_{CC} is not accompanied by any significant overshoot above the quiescent value. In a cyclical mode corresponding to minimum cycle time the average I_{CC} is 65 mA. No significant current transients occur when inputs other than AE change state.

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)	-0.5 V to +5.5 V
Input Current (dc)	-12 mA to +5.0 mA
Voltage Applied to Output (Output High)	-0.5 V to +5.5 V
Output Current (dc) (Output Low)	+20 mA

GUARANTEED OPERATING RANGE

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE (T _A) (Note 4)
	MIN	TYP	MAX	
93481	4.75 V	5.0 V	5.25 V	0°C to +70°C

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS	
		MIN	TYP (Note 3)	MAX			
V _{OL}	Output LOW Voltage		0.3	0.5	V	V _{CC} = MIN, I _{OL} = 16 mA	
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs	
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs	
I _{IL}	Input LOW Current		-100	-400	μA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{IH}	Input HIGH Current		10	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V	
				1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V	
I _{OFF}	Output Current (HIGH Z)		10	50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V	
			-10	-50	μA	V _{CC} = MAX, V _{OUT} = 0.5 V	
I _{OS}	Output Current Short Circuit to Ground		-55	-100	mA	V _{CC} = MAX, Note 7	
V _{OH}	Output HIGH Voltage	2.4	3.0		V	I _{OH} = -10 mA, V _{CC} = MIN	
V _{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA	
I _{CC}	Power Supply Current		65		mA	MIN CYCLE TIME	V _{CC} = MAX, All Remaining Inputs Grounded
			100		mA	AE = HIGH	
			9.0		mA	AE = LOW, LE = HIGH	

NOTES:


- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_W measured at t_W = MIN.
- Duration of short circuit should not exceed one second.

AC CHARACTERISTICS OVER GUARANTEED OPERATING RANGES (Notes 5, 6)


SYMBOL	CHARACTERISTICS	93481			UNITS
		MIN	TYP	MAX	
MULTIPLEX					
t _{AS}	Row Address Set-up Time		5.0		ns
t _{AH}	Row Address Hold Time		25		
t _{TA}	AE Active Time		140		
t _{TR}	AE Recovery Time		110		
READ CYCLE					
t _{CAA}	Column Address Access Time		55		ns
t _{CAH}	Output Valid Time After Column Address		10		
t _{CSA}	Chip Select Access Time		35		
t _{CSR}	Chip Select Recovery Time		30		
t _{TH}	Output Valid Time After AE		15		
DATA LATCH					
t _{ALS}	Address Set-up Time Before LE		50		ns
t _{ALH}	Address Hold Time After LE		0		
t _{LH}	AE Hold Time After LE		-10		
t _{LR}	Output Recovery from LE		35		
t _{DLA}	Output Valid Time After LE		10		
WRITE CYCLE					
t _w	Write Pulse Width		20		ns
t _{WSA}	Address Set-up Time		30		
t _{WHA}	Address Hold Time		-5.0		
t _{WSCS}	Chip Select Set-up Time		0		
t _{WHCS}	Chip Select Hold Time		0		
t _{WHT}	AE Hold Time After \overline{WE}		40		
t _{WSDE}	Data In Set-up Time Before End of \overline{WE}		20		
t _{WHD}	Data In Hold Time After \overline{WE}		10		
t _{WS}	Output Disable Time After \overline{WE}		35		
t _{WR}	Output Recovery Time After \overline{WE}		40		
C _{IN}	Input Pin Capacitance		3.0		
C _{OUT}	Output Pin Capacitance		5.0		
USER TIMES					
t _{RC}	Row Column Address Change Time				
t _{MOD}	Data Modify Time				

AC TEST LOAD AND WAVEFORMS

LOADING CONDITIONS



INPUT PULSES




READ-CYCLE – DATA NOT LATCHED

Addressing is accomplished by multiplexing the 5 bits of row address and 5 bits of the 7 bit column address on the same pins (A_0 through A_4 , pins 1, 2, 3, 4 and 13). Assume the 5 bits of row address are stable at time t_{10} (the beginning of the cycle). At time t_{11} (t_{AS} after t_{10}) the address has been internally set up and the AE signal rise strobes the row address and latches it into the memory. The row address must be held stable until t_{12} (t_{AH} after the AE rise) to assure proper operation. At time t_{12} , the address input lines can change and the 7 bit column address can be switched on to the address input lines A_0 through A_6 . The memory can tolerate an instantaneous change; however, the user circuitry will require some time (t_{RC}) to accomplish this change. Assuming this change is accomplished at t_{13} , the part now acts like a 128-bit static RAM. With the column address valid at t_{13} the output becomes valid at t_{15} with the data from the addressed cell. The time from t_{13} to t_{15} is t_{CAA} (column address access time). \overline{CS}_1 and \overline{CS}_2 must both be active low at t_{14} (t_{CSA} before t_{15}) for the output to be read at t_{15} . The chip selects can go low any time prior to t_{14} . The output will remain valid as long as the chip is selected, the column address is valid and AE remains high. The output will be in the high impedance state at time t_{CSR} after the chip select goes high. If the address is changed to a new column address with AE remaining high the same timing is applicable where the new address valid point corresponds to t_{13} .

If AE goes low at t_{16} , the output will remain valid until t_{18} (t_{TH} after t_{16}). The column address must be held valid until t_{17} (t_{CAH} prior to t_{18}) to guarantee the output is valid until t_{18} . AE goes low at t_{16} and is held low until t_{21} (at least t_{TP} after t_{16}). t_{21} corresponds to t_{11} in the first cycle.


Full Cycle Address Access Time is $t_{AS} + t_{AH} + t_{CAA} + t_{RC}$.


DATA LATCH OPERATION

When a column address is valid (t_{33}) either after a row address, as illustrated, or after a previous column address, the Data Latch may be used to hold the data read from the addressed cell. LE may be activated low at t_{ALS} after t_{33} or later (t_{3L1}). The address may change no less than t_{ALH} after (t_{37}). The AE signal must be retained active high until t_{36} (defined by $t_{3L1} + t_{LH}$). t_{LH} is guaranteed negative meaning the AE signal may go low before LE goes low (i.e., t_{36} may be earlier than t_{3L1}). A useful mode of operation is for LE and AE to be tied together. The output is controlled by the state of the data latch circuit and the chip select signals which can be activated at any time. The output will appear on the output pin t_{CSA} after chip select signal goes low. If the chip select signal goes low earlier in the cycle, the output data will be read t_{CAA} after t_{33} as


in the non-latched operation, but will remain valid until LE goes positive. If LE goes low while AE is low, an open is read at the output regardless of the state of \overline{CS}_1 and \overline{CS}_2 .

When AE is low and Data has been latched the Data Output can be returned to the open state by either returning \overline{CS}_1 , \overline{CS}_2 or LE to the high state. The output will be open at t_{3L6} , t_{CSR} after \overline{CS}_1 or \overline{CS}_2 is made high at t_{3L4} or t_{LR} after LE is made high at t_{3L5} . If AE is active high with data latched then \overline{CS}_1 or \overline{CS}_2 high will again cause the output to be open; or if LE alone is made high, the latched data will remain valid for time t_{DLA} on the output.




WRITE OPERATION

When a column address is valid (t_{53}) either after a row address as illustrated or after a previous column address, new data may be written into the addressed cell. The write signal may go low (t_{5W2}) t_{WSA} after the column address is valid (t_{53}). The write pulse must be at least t_W wide to assure writing. The \overline{CS}_1 and \overline{CS}_2 must both be low (t_{5W1}) at least t_{WSCS} before the fall of \overline{WE} (t_{5W2}) and must remain low until at least t_{WHCS} after the rise of \overline{WE} (t_{5W5}). AE must remain high until at least t_{WHT} after the rise of \overline{WE} (t_{54}). The column address must remain valid until at least t_{WHA} after the rise of \overline{WE} (t_{5W6}). Data In must be valid at least t_{WSDE} before the rise of \overline{WE} and remain valid until at least t_{WHD} after the rise of \overline{WE} . Note that Data In timing is independent of the fall of \overline{WE} (t_{5W2}).



EXAMPLE OF SUCCESSIVE COLUMN CYCLES


Successive operations at different column addresses on the same Row may be performed much more rapidly than a cycle requiring a new Row Address. This example illustrates a Read operation at Column Address 1 followed by a Write operation at Column Address 2. The Data Latch is used to hold the Output Data from Column Address 1 through the Write Cycle at Column Address 2. This kind of operation could be used to enter modified Data from Address 1 into the cell at Address 2.



READ-MODIFY-WRITE OPERATION

A Read-Modify-Write Cycle is performed by a normal Read followed by establishing D_{IN} and providing a \overline{WE} signal. Since there are no special timing signals required for column operation this cycle is like a normal static Bipolar RAM. The Data Output from the read cycle remains valid until t_{WS} after the \overline{WE} is brought low at which time it goes active high. If LE is high the output will again be valid t_{WR} after the \overline{WE} is brought high. If LE is low the Data output will remain valid with the latched Data throughout the write portion of the cycle.

Read-Modify-Write cycle time is: $t_{AS} + t_{AH} + t_{RC} + t_{CAA} + t_{MOD} + t_{WSDE} + t_{WHT} + t_{TR}$



9403


FIRST-IN FIRST-OUT (FIFO) BUFFER MEMORY FAIRCHILD TTL MACROLOGIC

DESCRIPTION - The 9403 is an expandable fall-through type high-speed First-In-First-Out (FIFO) Buffer Memory optimized for high speed disc or tape controllers and communication buffer applications. It is organized as 16 words by four bits and may be expanded to any number of words or any number of bits (in multiples of four). Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 9403 has 3-state outputs which provide added versatility and is fully compatible with all TTL families.


- 10 MHz SERIAL OR PARALLEL DATA RATE
- SERIAL OR PARALLEL INPUT
- SERIAL OR PARALLEL OUTPUT
- EXPANDABLE WITHOUT EXTERNAL LOGIC
- 3-STATE OUTPUTS
- FULLY COMPATIBLE WITH ALL TTL FAMILIES
- SLIM 24-PIN PACKAGE

BLOCK DIAGRAM




V_{DD} = Pin 24
V_{SS} = Pin 12
○ = Pin Numbers

LOGIC SYMBOL



V_{CC} = Pin 24
GND = Pin 12

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.




Fig. 1
CONCEPTUAL INPUT SECTION

Serial Entry - Data on the D_5 input is serially entered into the F_3, F_2, F_1, F_0, FC shift register on each HIGH-to-LOW transition of the $CPSI$ clock input, provided IES and PL are LOW.

After the fourth clock transition, the four data bits located in the four flip-flops $F_0 - F_3$. The FC flip-flop is set, forcing the \overline{IRF} output LOW and internally inhibiting \overline{CPSI} clock pulses from effecting the register. Figure 2 illustrates the final positions in a 9403 resulting from a 64-bit serial bit train. B_0 is the first bit, B_{63} the last bit.

Transfer to the Stack - The outputs of Flip-Flops $F_0 - F_3$ feed the stack. A LOW level on the \overline{TTS} input initiates a "fall-through" action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the \overline{IRF} output to the \overline{TTS} input.

An RS Flip-Flop (the Request Initialization Flip-Flop shown in Figure 10) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact the \overline{IRF} and \overline{TTS} may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 9403, as in most modern FIFO designs, the \overline{MR} input only initializes the stack control section and does not clear the data.




Fig. 2
FINAL POSITIONS IN A 9403 RESULTING
FROM A 64-BIT SERIAL TRAIN

PIN NAMES

PIN NAME	DESCRIPTION	LOADING (Note a)		COMMENTS
		HIGH	LOW	
D ₀ - D ₃	Parallel Data Inputs	1.0 U.L.	0.23 U.L.	HIGH on PL enables D ₀ - D ₃ . Not edge triggered. Ones catching.
D _S	Serial Data Input	1.0 U.L.	0.23 U.L.	
PL	Parallel Load Input	1.0 U.L.	0.23 U.L.	
$\overline{\text{CPSI}}$	Serial Input Clock	1.0 U.L.	0.23 U.L.	Edge triggered. Activates on falling edge.
$\overline{\text{IES}}$	Serial Input Enable	1.0 U.L.	0.23 U.L.	Enables serial and parallel input when LOW.
$\overline{\text{TTS}}$	Transfer to Stack Input	1.0 U.L.	0.23 U.L.	A LOW on this pin initiates fall through.
$\overline{\text{OES}}$	Serial Output Enable Input	1.0 U.L.	0.6 U.L.	Enables serial and parallel output when LOW.
$\overline{\text{TOS}}$	Transfer Out Serial Input	1.0 U.L.	0.23 U.L.	A LOW on this pin enables a word to be transferred from the stack to the output register. ($\overline{\text{TOS}}$ must be HIGH also for the transfer to occur). Not edge triggered.
TOP	Transfer Out Parallel Input	1.0 U.L.	0.23 U.L.	A HIGH on this pin enables a word to be transferred from the stack to the output register. ($\overline{\text{TOS}}$ must be LOW for the transfer to occur). Not edge triggered.
$\overline{\text{MR}}$	Master Reset	1.0 U.L.	0.23 U.L.	Active LOW.
$\overline{\text{EO}}$	Output Enable	1.0 U.L.	0.23 U.L.	Active LOW.
$\overline{\text{CPSO}}$	Serial Output Clock Input	1.0 U.L.	0.23 U.L.	Edge triggered. Activates on falling edge.
Q ₀ - Q ₃	Parallel Data Outputs	130 U.L.	10 U.L.	(Note b)
Q _S	Serial Data Output	10 U.L.	10 U.L.	(Note b)
$\overline{\text{IRF}}$	Input Register Full Output	10 U.L.	5 U.L.	LOW when input register is full (Note b).
$\overline{\text{ORE}}$	Output Register Empty Output	10 U.L.	5 U.L.	HIGH when output register contains valid data.

NOTE a 1 Unit Load (U.L.) 40 μ A HIGH, 1.6 mA LOW
 b Output fan out with V_{OL} 0.5 V

FUNCTIONAL DESCRIPTION - As shown in the block diagram the 9403 consists of three sections:

1. An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
2. A 4-bit wide, 14-word deep fall-through stack with self-contained control logic.
3. An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below:

Input Register (Data Entry):

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fall-through stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting the F3 flip-flop and resetting the other flip-flops. The Q-output of the last flip-flop (FC) is brought out as the "Input Register Full" output (IRF). After initialization this output is HIGH.

Parallel Entry - A HIGH on the PL input loads the D₀ - D₃ inputs into the F₀ - F₃ flip-flops and sets the FC flip-flop. This forces the IRF output LOW indicating that the input register is full. During parallel entry, the $\overline{\text{CPSI}}$ input must be LOW. If parallel expansion is not being implemented, $\overline{\text{IES}}$ must be LOW to establish row mastership (see Expansion section).

EXPANSION -

Vertical Expansion - The 9403 may be vertically expanded to store more words without external parts. The interconnections necessary to form a 46-word by 4-bit FIFO are shown in *Figure 4*. Using the same technique, any FIFO of $(15n + 1)$ words by four bits can be constructed, where n is the number of devices. Note that expansion does not sacrifice any of the 9403's flexibility for serial/parallel input and output. For other expansion schemes, refer to the applications section of this book.




Fig. 4
A VERTICAL EXPANSION SCHEME

Horizontal Expansion - The 9403 can also be horizontally expanded to store long words (in multiples of four bits) without external logic. The interconnections necessary to form a 16-word by 12-bit FIFO are shown in *Figure 5*. Using the same technique, any FIFO of 16 words by $4n$ bits can be constructed, where n is the number of devices. The \overline{IRF} output of the right most device (most significant device) is connected to the \overline{TTS} inputs of all devices. Similarly, the \overline{ORE} output of the most significant device is connected to the \overline{TOS} inputs of all devices. As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the 9403's flexibility for serial/parallel input and output.

It should be noted that this form of horizontal expansion extracts a penalty in speed. A single FIFO is guaranteed to operate at 10 MHz; an array of four FIFOs connected in the above manner is guaranteed at 4.3 MHz. An expansion scheme that provides higher speed but requires additional components is shown in the Applications section of this book.

Horizontal and Vertical Expansion - The 9403 can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in *Figure 6*. Using the same technique, any FIFO of $(15m + 1)$ words by $(4n)$ bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row.

Figures 7 and 8 show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in *Figure 6*. The final position of data after serial insertion of 496 bits into the FIFO array of *Figure 6* is shown in *Figure 9*.




Fig. 5
A HORIZONTAL EXPANSION SCHEME




Fig. 6
A 31 X 16 FIFO ARRAY




Fig. 7
SERIAL DATA ENTRY FOR ARRAY OF FIG. 6

7




Fig. 8
SERIAL DATA EXTRACTION FOR ARRAY OF FIG. 6




Fig. 9
FINAL POSITION OF A 496-BIT SERIAL INPUT

Interlocking Circuitry – Most conventional FIFO designs provide status signals analogous to \overline{IRF} and \overline{ORE} . However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 9403 incorporates simple but effective "master/slave" interlocking circuitry to eliminate the need for external gating.

In the 9403 array of *Figure 6* devices 1 and 5 are defined as "row masters" and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its \overline{IES} input from a row master or a slave of higher priority.

In a similar fashion, the \overline{ORE} outputs of slaves will not go HIGH until their \overline{OES} inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the \overline{IRF} output of the final slave in that row goes LOW and that output data for the array may be extracted when the \overline{ORE} of the final slave in the output row goes HIGH.

The row master is established by connecting its \overline{IES} input to ground while a slave receives its \overline{IES} input from the \overline{IRF} output of the next higher priority device. When an array of 9403 FIFOs is initialized with a LOW on the \overline{MR} inputs of all devices, the \overline{IRF} outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the \overline{IES} input during initialization. *Figure 10* is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever \overline{MR} and \overline{IES} are LOW, the Master Latch is set. Whenever \overline{TTS} goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the Input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until \overline{IES} goes LOW. In array operation, activating the \overline{TTS} initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a \overline{TOS} or \overline{TOP} input initiates a load-from-stack operation and sets the \overline{ORE} Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and \overline{ORE} goes HIGH. If the Master Latch is reset, the \overline{ORE} output will be LOW until an \overline{OES} input is received.




Fig. 10
CONCEPTUAL DIAGRAM, INTERLOCKING CIRCUITRY

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS (Note 1)	
			MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
		XC			0.8			
V _{CD}	Input Clamp Diode Voltage			-0.9	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage, \overline{ORE} , \overline{IRF}	XM	2.4	3.4		V	V _{CC} = MIN, I _{OH} = -400 μ A	
		XC	2.4	3.4				
V _{OH}	Output HIGH Voltage, Q ₀ -Q ₃ , Q _S	XM	2.4	3.4		V	I _{OH} = -2.0 mA I _{OH} = -5.7 mA	
		XC	2.4	3.1				
V _{OL}	Output LOW Voltage, Q ₀ -Q ₃ , Q _S	XM		0.25	0.4	V	I _{OL} = 8.0 mA	
		XC		0.35	0.5			
V _{OL}	Output LOW Voltage, \overline{ORE} , \overline{IRF}	XM		0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA	
		XC		0.35	0.5			
I _{OZH}	Output Off HIGH Current Q ₀ -Q ₃ , Q _S				100	μ A	V _{CC} = MAX, V _{OUT} = 2.4 V, V _E = 2.0 V	
I _{OZL}	Output Off LOW Current Q ₀ -Q ₃ , Q _S				-100	μ A	V _{CC} = MAX, V _{OUT} = 0.5 V, V _E = 2.0 V	
I _{IH}	Input HIGH Current				1.0	40	μ A	V _{CC} = MAX, V _{IN} = 2.7 V
						1.0		
I _{IL}	Input LOW Current, all except \overline{OES} Input LOW Current, \overline{OES}					-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V
						-0.96		
I _{OS}	Output Short Circuit Current Q ₀ -Q ₃ , Q _S , \overline{ORE} , \overline{OES}		-30		-130		mA	V _{CC} = MAX, V _{OUT} = 0, (Note 3)
I _{CC}	Supply Current				115	155	mA	V _{CC} = MAX, Inputs Open
					115	170		

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
- Not more than one output should be shorted at a time.

AC CHARACTERISTICS: V_{CC} = 5.0 V, C_L = 15 pF, T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t _{PHL}	Propagation Delay, Negative-Going CP to \overline{IRF} Output		18	25	ns	Stack not Full, PL LOW, Figures 11 and 12
t _{PLH}	Propagation Delay, Negative-Going TTS to \overline{IRF}		48	64	ns	
t _{PLH} , t _{PHL}	Propagation Delay, Negative-Going $\overline{CPS0}$ to Q _S Output		30	40	ns	\overline{OES} LOW, TOP HIGH, Figures 13 and 14
			17	23	ns	
t _{PLH} , t _{PHL}	Propagation Delay, Positive-Going TOP to Outputs Q ₀ - Q ₃		40	56	ns	\overline{EO} , $\overline{CPS0}$ LOW, Figure 15
			31	45	ns	
t _{PHL}	Propagation Delay, Negative-Going $\overline{CPS0}$ to \overline{ORE}		32	42	ns	\overline{OES} LOW, TOP HIGH, Figures 13 and 14
t _{PHL}	Propagation Delay, Negative-Going TOP to \overline{ORE}		40	54	ns	Parallel Output, \overline{EO} , $\overline{CPS0}$ LOW, Figure 15
t _{PLH}	Propagation Delay, Positive-Going TOP to \overline{ORE}		51	68		
t _{DF1}	Fall Through Time		450	600	ns	\overline{TTS} Connected to \overline{IRF} \overline{TOS} Connected to \overline{ORE} \overline{IES} , \overline{OES} , \overline{EO} , $\overline{CPS0}$ LOW, TOP HIGH, Figure 16
t _{PLH}	Propagation Delay, Negative-Going \overline{TOS} to Positive-Going \overline{ORE}		41	53	ns	Data in stack, TOP HIGH, Figures 13 and 14

AC CHARACTERISTICS (Cont'd): $V_{CC} = 5.0\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PHL}	Propagation Delay, Positive-Going PL to Negative-Going IRF		33	44	ns	Stack not Full, Figures 17 and 18
t_{PLH}	Propagation Delay, Negative-Going PL to Positive-Going IRF		20	28	ns	
t_{PLH}	Propagation Delay, Positive-Going \overline{OES} to \overline{ORE}		26	38	ns	
t_{PLH}	Propagation Delay, Positive-Going \overline{IES} to Positive-Going IRF		31	40	ns	Figure 18
t_{PZL} , t_{PZH}	Propagation Delay, \overline{OE} to Q_0, Q_1, Q_2, Q_3		9.0	14	ns	Propagation Delay Out of the High Impedance State
t_{PHZ} , t_{PLZ}	Propagation Delay, \overline{OE} to Q_0, Q_1, Q_2, Q_3		7.0	14	ns	Propagation Delay Into the High Impedance State
t_{PZL} , t_{PZH}	Propagation Delay, Negative-Going \overline{OES} to Q_S		13	18	ns	Propagation Delay Out of the High Impedance State
t_{PLZ} , t_{PHZ}	Propagation Delay, Negative-Going \overline{OES} to Q_S		7.0	14	ns	Propagation Delay Into the High Impedance State
t_{AP}	Parallel Appearance Time, \overline{ORE} to $Q_0 - Q_3$		-12	-5.0	ns	Time elapsed between \overline{ORE} going HIGH and valid data appearing at output. Negative number indicates data available before \overline{ORE} goes HIGH.
t_{AS}	Serial Appearance Time, \overline{ORE} to Q_S		6.0	10	ns	

AC SET-UP REQUIREMENTS: $V_{CC} = 5.0\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PWH}	\overline{CPSI} Pulse Width (HIGH)	25	19		ns	Stack not full, PL LOW, Figures 11 and 12
t_{PWL}	\overline{CPSI} Pulse Width (LOW)	20	11		ns	Stack not full, Figures 11, 12, 17, 18
t_{PWH}	PL Pulse Width (HIGH)	40	29		ns	Stack not full, Figures 11, 12, 17, 18
t_{PWL}	\overline{TTS} Pulse Width (LOW) Serial or Parallel Mode	20	9.0		ns	Stack not full, Figures 11, 12, 17, 18
t_{PWL}	\overline{MR} Pulse Width (LOW)	25	13		ns	Figure 16
t_{PWH}	TOP Pulse Width (High)	20	13		ns	\overline{CPSO} LOW, data available in stack, Figure 15
t_{PWL}	TOP Pulse Width (LOW)	30	17		ns	TOP HIGH, data in stack, Figures 13 and 14
t_{PWH}	\overline{CPSO} Pulse Width (HIGH)	32	18		ns	TOP HIGH, data in stack, Figures 13 and 14
t_{PWL}	\overline{CPSO} Pulse Width (LOW)	30	16		ns	TOP HIGH, data in stack, Figures 13 and 14
t_s	Set-up Time, D_S to Negative \overline{CPSI}	28	17		ns	PL LOW, Figures 11 and 12
t_h	Hold Time, D_S to \overline{CPSI}	0	-6.0		ns	PL LOW, Figures 11 and 12
t_s	Set-up Time, \overline{TTS} to \overline{IRF} Serial or Parallel Mode	0	-20		ns	Figures 11, 12, 17, 18
t_s	Set-up Time Negative-Going \overline{ORE} to Negative-Going \overline{TOS}	0	-24		ns	TOP HIGH, Figures 13 and 14
t_{rec}	Recovery Time \overline{MR} to any Input	10	5.0		ns	Figure 16
t_s	Set-up Time, Negative-Going \overline{IES} to \overline{CPSI}	32	23		ns	Figure 12
t_s	Set-up Time, Negative-Going \overline{TTS} to \overline{CPSI}	76	58		ns	Figure 12
t_s	Set-up Time, Parallel Inputs to PL	0	-22		ns	Length of time parallel inputs must be applied prior to rising edge of PL.
t_h	Hold Time, Parallel Inputs to PL	0			ns	Length of time parallel inputs must remain applied after falling edge of PL.

7




Fig. 11
SERIAL INPUT, UNEXPANDED OR MASTER OPERATION
 Conditions: stack not full, IES, PL LOW




Fig. 12
SERIAL INPUT, EXPANDED SLAVE OPERATION
 Conditions: stack not full, IES HIGH when initiated, PL LOW




Fig. 13
SERIAL OUTPUT, UNEXPANDED OR MASTER OPERATION
 Conditions: data in stack, TOP HIGH, IES LOW when initiated, OES LOW




Fig. 14
SERIAL OUTPUT, SLAVE OPERATION

Conditions: data in stack, TOP HIGH, \overline{IES} HIGH when initiated




Fig. 15
PARALLEL OUTPUT, 4-BIT WORD OR MASTER IN PARALLEL EXPANSION

Conditions: \overline{IES} LOW when initiated, \overline{EO} , \overline{CPSO} LOW; data available in stack




Fig. 16
FALL THROUGH TIME

Conditions: \overline{TTS} connected to \overline{IRF} , \overline{TOS} connected to \overline{ORE} , \overline{IES} , \overline{OES} , \overline{EO} , \overline{CPSO} LOW, TOP HIGH




Fig. 17
PARALLEL LOAD MODE, 4-BIT WORD (UNEXPANDED) OR MASTER IN PARALLEL EXPANSION
 Conditions: stack not full, \overline{IES} LOW when initialized




Fig. 18
PARALLEL LOAD, SLAVE MODE
 Conditions: stack not full, device initialized (Note 1) with \overline{IES} HIGH

NOTES:

1. Initialization requires a master reset to occur after power has been applied.
2. TTS normally connected to IRF.
3. If stack is full, IRF will stay LOW.

9406

PROGRAM STACK

FAIRCHILD TTL MACROLOGIC

DESCRIPTION — The 9406 is a 16-word by 4-bit “push-down pop-up” Program Stack. It is designed to implement Program Counter (PC) and return address storage for nested subroutines in programmable digital systems. The 9406 executes 4 instructions: Return, Branch, Call and Fetch as specified by a 2-bit instruction. When the device is initialized, PC is in the top location of the stack. As a new PC value is “pushed” into the stack (Call operation), all previous PC values effectively move down one level. The top location of the stack is the current PC. Up to 16 new Program Counter values can be stored, which gives the 9406 a 15 level nesting capability. “Popping” the stack (Return operation) brings the most recent PC to the top of the stack. The remaining two instructions affect only the top location of the stack. In the Branch operation a new PC value is loaded into the top location of the stack from the $\bar{D}_0 - \bar{D}_3$ Inputs. In the Fetch operation, the contents of the top stack location (current PC value) are put on the $X_0 - X_3$ bus and the current PC value is incremented.

The 9406 may be expanded to any word length without additional logic. 3-state output drivers are provided on the 4-bit address outputs ($X_0 - X_3$) and data outputs ($\bar{O}_0 - \bar{O}_3$); the X-Bus outputs are enabled internally during the Fetch instruction while the O-Bus outputs are controlled by an Output Enable (\bar{EO}_0). Two status outputs, Stack Full (SF) and Stack Empty (SE) are provided. The 9406 is fully compatible with all TTL families.

- 16-WORD BY 4-BIT LIFO
- 15-LEVEL NESTING CAPABILITY
- 10 MHz MICROINSTRUCTION RATE
- PROGRAM COUNTER LOADS FROM DATA BUS
- OPTIONAL AUTOMATIC INCREMENT OF PROGRAM COUNTER
- STACK LIMIT STATUS INDICATORS
- SLIM 24-PIN PACKAGE
- 3-STATE OUTPUTS

PIN NAMES


$\bar{D}_0 - \bar{D}_3$	Data Inputs (Active LOW)
I_0, I_1	Instruction Inputs
\bar{EX}	Execute Input (Active LOW)
CP	Clock Input
\bar{MR}	Master Reset Input (Active LOW)
\bar{CI}	Carry Input (Active LOW)
\bar{EO}_0	Output Enable Input (Active LOW)
$\bar{O}_0 - \bar{O}_3$	Output Data Outputs (Active LOW) (Note b)
$X_0 - X_3$	Address Outputs (Note b)
CO	Carry Output (Active LOW) (Note b)
SF	Stack Full Output (Active LOW) (Note b)
SE	Stack Empty Output (Active LOW) (Note b)

LOADING (Note a)	
HIGH	LOW
1.0 U.L.	0.23 U.L.
1.0 U.L.	0.23 U.L.
1.0 U.L.	0.23 U.L.
1.0 U.L.	0.23 U.L.
1.0 U.L.	0.23 U.L.
1.0 U.L.	0.23 U.L.
1.0 U.L.	0.23 U.L.
130 U.L.	10 U.L.
130 U.L.	10 U.L.
10 U.L.	5 U.L.
10 U.L.	5 U.L.
10 U.L.	5 U.L.

NOTES:


- a. 1 unit load (U.L.) = 40 μ A HIGH, 1.6 mA LOW.
- b. Output fan-out with $V_{OL} < 0.5$ V.

LOGIC SYMBOL



VCC = Pin 24
GND = Pin 12


CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

BLOCK DIAGRAM



**TABLE 1
 INSTRUCTION SET FOR THE 9406**

I ₁ I ₀	INSTRUCTION	INTERNAL OPERATION	X-BUS	O-BUS (WITH E ₀ LOW)
L L	Return (Pop)	Decrement Stack Pointer	Disabled	Depending on the relative timing of \overline{EX} and CP, the outputs will reflect the current program counter or the new value while CP is LOW. When CP goes HIGH again, the output will reflect the new value.
L H	Branch (Load PC)	Load D-Bus into Current Program Counter Location	Disabled	Current Program Counter until CP goes HIGH again, then updated with newly entered PC value.
H L	Call (Push)	Increment Stack Pointer and Load D-Bus into New Program Counter Location	Disabled	Depending on the relative timing of \overline{EX} and CP, the outputs will reflect the current program counter or the previous contents of the incremented SP location. When CP goes HIGH again, the outputs will reflect the newly entered PC value. See Figure 9 for details.
H H	Fetch (Increment PC)	Increment Current Program Counter if \overline{CI} is LOW	Current Program Counter while both CP and \overline{EX} are LOW, disabled while CP or \overline{EX} is HIGH	Current Program Counter until CP goes HIGH again, then updated with incremented PC value.

H = HIGH Level L = LOW Level

FUNCTIONAL DESCRIPTION — As shown in the block diagram, the 9406 consists of an Input Multiplexer, a 16 X 4 RAM with output latches addressed by the Stack Pointer (SP), an incrementor, control logic, and output buffers. The 9406 is organized around three 4-bit busses; the input data bus ($\bar{D}_0 - \bar{D}_3$), output data bus ($\bar{O}_0 - \bar{O}_3$) and the address bus ($X_0 - X_3$). The 9406 implements four instructions as determined by Inputs I_0 and I_1 (see *Table 1*). The O-Bus is derived from the RAM output latches and enabled by a LOW on the Output Enable ($\bar{E}O_0$) input. The X-Bus is also derived from the output latches; it is enabled internally during the Fetch instruction. Execution of instructions is controlled by the Execute ($\bar{E}X$) and Clock (CP) inputs.

Fetch Operation — The Fetch operation places the content of the current Program Counter (PC) on the X-Bus. If the Carry In (CI) is LOW, the current PC is incremented in preparation for the next Fetch. If CI is HIGH, the value of the current PC is unchanged, (Iterative Fetch).

The instruction code is set up on the I lines when CP is HIGH. The Execute ($\bar{E}X$) is normally LOW at this time. The control logic interprets I_0 and I_1 and selects the incrementor output as the data source to the RAM via the Input Multiplexer. The current PC value is loaded into the latches and is available on the O-Bus if $\bar{E}O_0$ is LOW. When CP is LOW the latches are disabled from following the RAM output, when both CP and $\bar{E}X$ are LOW, buffers are enabled, applying the current PC to the X-Bus. The output of the incrementor is written into the RAM during the period when CP and $\bar{E}X$ are LOW. If $\bar{C}I$ is LOW, the value stored in the current PC, plus one, is written into the RAM. If $\bar{C}I$ is HIGH, the current PC is not incremented. Carry Out ($\bar{C}O$) is LOW when the content of the current PC is at its maximum, i.e., all ones and the Carry In ($\bar{C}I$) is LOW. When CP or $\bar{E}X$ goes HIGH, writing into the RAM is inhibited and the address buffers ($X_0 - X_3$) are disabled.

Branch Operation — During a Branch operation, the data inputs ($\bar{D}_0 - \bar{D}_3$) are loaded into the current program counter.

The instruction code and the $\bar{E}X$ Input are set up when CP is HIGH. The Stack Pointer remains unchanged. When CP goes LOW (assuming $\bar{E}X$ is LOW) the D-Bus Inputs are written into the current PC. The X-Bus drivers are not enabled during a Branch operation.

Call Operation — During a Call operation the content of the data bus is loaded into the top location of the stack and all previous PC values are effectively moved down one level.

The instruction code and the $\bar{E}X$ input are set up when CP is HIGH. When $\bar{E}X$ is LOW, a "one" is added to the Stack Pointer value thus incrementing the RAM address. Since the output latches go to the nontransparent or store mode when CP is LOW, the O-Bus outputs will reflect the RAM output at the CP negative-going transition. If EX goes LOW considerably before CP goes LOW, the O-Bus will correspond to the previous contents of the incremented RAM address after CP goes LOW. If CP goes LOW a very short time after $\bar{E}X$, the O-Bus will remain unchanged until the LOW to HIGH transition of CP.

When CP is LOW (assuming $\bar{E}X$ is LOW) the D-Bus inputs are written into this new RAM location. On the LOW-to-HIGH transition of CP, the incremented Stack Pointer value is loaded into the Stack Pointer and the O-Bus outputs reflect the newly entered data. When the RAM address is "1111" the Stack Full output ($\bar{S}F$) is LOW, indicating that no further Call operations should be initiated. If an additional Call operation is performed SP is incremented to (0000), the contents of that location will be written over, $\bar{S}F$ will go HIGH and the Stack Empty ($\bar{S}E$) will go LOW.

The X-Bus drivers are not enabled during a Call operation.

Return Operation — During the Return operation the previous PC is "popped" to become the current PC.


The instruction is set up when CP is HIGH. When $\bar{E}X$ is LOW, a "one" is subtracted from the Stack Pointer value, thus decrementing the RAM address. If $\bar{E}X$ goes LOW considerably before CP goes LOW, the O-Bus will correspond to the new value after $\bar{E}X$ goes LOW. If CP goes LOW a short time after EX, the O-Bus will remain unchanged until the LOW-to-HIGH transition of CP.

On the LOW-to-HIGH transition of CP the decremented Stack Pointer value is loaded into the Stack Pointer and the O-Bus outputs correspond to the new "popped" value.

The X-Bus drivers are not enabled during a Return operation. When the RAM address is "0000", the Stack Empty output ($\bar{S}E$) is LOW, indicating that no further return operations should be initiated. If an additional Return operation is performed, SP is decremented to "1111", the $\bar{S}E$ will go HIGH and the Stack Full output ($\bar{S}F$) will go LOW. A LOW on the Master Reset (MR) causes the SP to be reset and the contents of that RAM location (0000) to be cleared. The Stack Empty ($\bar{S}E$) output goes LOW. This operation overrides all other inputs.

EXPANSION — The 9406 may be expanded to any word length in multiples of four without external logic. The connection for expanded operation is shown in *Figure 1*. Carry In ($\bar{C}I$) and Carry Out ($\bar{C}O$) are connected to provide automatic increment of the current program counter during Fetch. The $\bar{C}I$ input of the least significant 9406 is tied LOW to ground.

If automatic increment during Fetch is not desired, the $\bar{C}I$ input of the least significant 9406 is held HIGH.



*Tie to V_{CC} to disable automatic increment.

Fig. 1
16 BY 12 PROGRAM STACK

DC CHARACTERISTICS OVER OPERATION TEMPERATURE RANGE (unless otherwise noted)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS (Note 1)
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
		XC			0.8		
V _{CD}	Input Clamp Diode Voltage			-0.9	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage CO, SE, SF	XM	2.4	3.4		V	V _{CC} = MIN, I _{OH} = -400 μA
		XC	2.4	3.4			
V _{OH}	Output HIGH Voltage X ₀ - X ₃ , O ₀ - O ₃	XM	2.4	3.4		V	I _{OH} = -2.0 mA
		XC	2.4	3.1			I _{OH} = -5.7 mA
V _{OL}	Output LOW Voltage CO, SE, SF			0.25	0.4	V	V _{CC} = MIN, I _{OL} = 4.0 mA
				0.35	0.5		V _{CC} = MIN, I _{OL} = 8.0 mA
V _{OL}	Output LOW Voltage X ₀ - X ₃ , O ₀ - O ₃			0.25	0.4	V	V _{CC} = MIN, I _{OL} = 8.0 mA
				0.35	0.5		V _{CC} = MIN, I _{OL} = 16 mA
I _{OZH}	Output Off HIGH Current				100	μA	V _{CC} = MAX, V _{OUT} = 2.4 V, V _E = 2 V
I _{OZL}	Output Off LOW Current				-100	μA	V _{CC} = MAX, V _{OUT} = 0.5 V, V _E = 2 V
I _{IH}	Input HIGH Current				40	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					1.0		mA
I _{IL}	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Output Short Circuit Current		-30		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V (Note 3)
I _{CCH}	Supply Current			100	160	mA	V _{CC} = MAX

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at V_{CC} = 5.0 V, T_A = 25° C.
3. Not more than one output should be shorted at a time.

AC SET-UP REQUIREMENTS – ALL MODES OF OPERATION: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, $C_L = 15 \text{ pF}$

SYMBOL	PARAMETERS	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{CW}	Clock Period	100	70		ns	
t_{PWH}	Clock Pulse Width (HIGH)	60	40		ns	
t_{PWL}	Clock Pulse Width (LOW)	40	25		ns	
t_{sEX}	Set-Up Time, \overline{EX} to CP		0		ns	
t_{hEX}	Hold Time, \overline{EX} to CP		0		ns	
t_{sI}	Set-Up Time, I_0, I_1 to Negative-Going Clock		20		ns	Figure 2
t_{hI}	Hold Time, I_0, I_1 to Positive-Going Clock		0		ns	
t_{sCI}	Set-Up Time, \overline{CI} to Negative-Going Clock		5		ns	
t_{hCI}	Hold Time, \overline{CI} to Positive-Going Clock		0		ns	
t_{sD}	Set-Up Time, $\overline{D_0} - \overline{D_3}$ to Positive-Going Clock		20		ns	
t_{hD}	Hold Time, $\overline{D_0} - \overline{D_3}$ to Positive-Going Clock		0		ns	
$t_{PWL\overline{MR}}$	\overline{MR} Pulse Width (LOW)	40	25		ns	Figure 3
t_{rec}	\overline{MR} to Negative-Going Clock	45	30		ns	




Fig. 2
WAVEFORMS FOR ALL OPERATIONS




Fig. 3
RESET OPERATION

Refer to individual timing diagrams for each operation to determine output response.

AC CHARACTERISTICS - FETCH OPERATION: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, $C_L = 15 \text{ pF}$

SYMBOL	PARAMETERS	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, Carry In ($\overline{C}I$) to Carry Out ($\overline{C}O$)		11 7	16 12	ns	Figure 4
t_{PLH} t_{PHL}	Propagation Delay, Positive-Going CP to Carry Out ($\overline{C}O$)		28 46	41 66	ns	Figure 5
t_{PLH} t_{PHL}	Propagation Delay, Negative-Going $\overline{E}X$ to Carry Out ($\overline{C}O$)		34 38	45 60	ns	Figure 6




Fig. 4
CARRY-IN TO CARRY-OUT




Fig. 5
CLOCK TO CARRY-OUT






Fig. 6
EXECUTE TO CARRY-OUT

AC CHARACTERISTICS AND SET-UP REQUIREMENTS - BRANCH (LOAD PC) OPERATION:

$V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, $C_L = 15 \text{ pF}$

SYMBOL	PARAMETERS	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, Positive-Going CP to Outputs ($\overline{O}0 - \overline{O}3$)		28 45	41 66	ns	$\overline{E}O_0$ LOW Figures 7 and 8
t_s	Set-Up Time, I_0, I_1 to Negative-Going $\overline{E}X$	30	20		ns	
t_h	Hold Time, I_0, I_1 to Positive-Going $\overline{E}X$	0	0		ns	$\overline{E}X$ goes HIGH before CP, Figure 8
t_h	Hold Time, I_0, I_1 to Positive-Going CP	0	0		ns	CP goes HIGH before $\overline{E}X$, Figure 7
t_s	Set-Up Time, $\overline{D}0 - \overline{D}3$ to Positive-Going CP	25	16		ns	Figures 7 and 8
t_h	Hold Time, $\overline{D}0 - \overline{D}3$ to Positive-Going CP	0	0		ns	
t_{PWL}	$\overline{E}X$ Pulse Width	45	30		ns	$\overline{E}X$ Goes HIGH Before CP, Figure 8



AC CHARACTERISTICS AND SET-UP REQUIREMENTS - CALL (PUSH) OPERATION:

$V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, $C_L = 15 \text{ pF}$ (Figure 9)

SYMBOL	PARAMETERS	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PLH}	Propagation Delay, Positive-Going CP to New Value of $\overline{O_0} - \overline{O_3}$		25	40	ns	$\overline{E_{O_0}}$ LOW
t_{PHL}	Propagation Delay, Negative-Going \overline{EX} to Intermediate Value of $\overline{O_0} - \overline{O_3}$		75	130	ns	
t_{PLH}	Propagation Delay, Negative-Going \overline{EX} to \overline{SE} , \overline{SF}		18	28	ns	$\overline{E_{O_0}}$ LOW, Set-Up Requirements $t_{s1}\overline{EX}$ must be met
t_{PHL}	Propagation Delay, Negative-Going \overline{EX} to \overline{SE} , \overline{SF}		43	59	ns	
t_s	Set-Up Time, Negative-Going \overline{EX} to I_0 , I_1	30	20		ns	
t_h	Hold Time, Positive-Going CP to I_0 , I_1	0			ns	
$t_{s1}\overline{EX}$	Set-Up Time, \overline{EX} to Negative-Going CP which Guarantees Intermediate Data on $\overline{O_0} - \overline{O_3}$ while CP is LOW	65	45		ns	
$t_{s2}\overline{EX}$	Set-Up Time, \overline{EX} to Negative-Going CP which Guarantees no Change in $\overline{O_0} - \overline{O_3}$ While CP is LOW	0			ns	
$t_h\overline{EX}$	Hold Time, Positive-Going CP to Positive-Going \overline{EX}	0			ns	
t_s	Set-Up Time, $\overline{D_0} - \overline{D_3}$ to Positive-Going CP	30	20		ns	
t_h	Hold Time, Positive-Going CP to $\overline{D_0} - \overline{D_3}$	0			ns	

7




Fig. 9
CALL (PUSH) OPERATION

NOTES:

1. Condition which occurs when \overline{EX} goes LOW considerably before CP goes LOW ($t_{s1}\overline{EX}$ is met).
2. Condition which occurs when \overline{EX} goes LOW slightly before CP goes LOW ($t_{s2}\overline{EX}$ is met).

AC CHARACTERISTICS AND SET-UP REQUIREMENTS - RETURN (POP) OPERATION:

$V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, $C_L = 15 \text{ pF}$ (Figure 10)

SYMBOL	PARAMETERS	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PLH}	Propagation Delay, Positive-Going CP to New Value of $\overline{O_0} - \overline{O_3}$		25	40	ns	$\overline{EO_0}$ LOW
t_{PHL}	Propagation Delay, Negative-Going \overline{EX} to New Value of $\overline{O_0} - \overline{O_3}$		103	130		
t_{PLH}	Propagation Delay, Negative-Going \overline{EX} to New Value of $\overline{O_0} - \overline{O_3}$		23	40	ns	$\overline{EO_0}$ LOW, Set-Up Requirements $t_{s1}\overline{EX}$ must be met
t_{PHL}	Propagation Delay, Negative-Going \overline{EX} to \overline{SE} , \overline{SF}		18	28		
$t_{s1}\overline{EX}$	Set-Up Time, \overline{EX} to Negative-Going CP which Guarantees the New Value on $\overline{O_0} - \overline{O_3}$ While CP is LOW	30	20		ns	
$t_{s2}\overline{EX}$	Set-Up Time, \overline{EX} to Negative-Going CP. Either $t_{s2}\overline{EX}$ or $t_{s3}\overline{EX}$ must be met for Proper Operation	0			ns	
$t_{s3}\overline{EX}$	Set-Up Time, EX to Positive-Going CP. Either $t_{s3}\overline{EX}$ or $t_{s2}\overline{EX}$ (Above) must be met for Proper Operation.	45	30		ns	




Fig. 10
RETURN (POP) OPERATION

NOTES:

1. Condition which occurs when \overline{EX} goes LOW considerably before CP goes LOW ($t_{s1}\overline{EX}$ is met).
2. Condition which occurs when EX goes LOW slightly before or after CP goes LOW (either $t_{s2}EX$ or $t_{s3}\overline{EX}$ are met).

AC CHARACTERISTICS AND SET-UP REQUIREMENTS - FETCH OPERATION:

$V_{CC} = 5.0$ V, $T_A = 25^\circ$ C, $C_L = 15$ pF

SYMBOL	PARAMETERS	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PLH}	Propagation Delay Positive-Going CP to Incremented Value of $\overline{O_0} - \overline{O_3}$		22	30	ns	$\overline{EO_0}, \overline{CI}$ LOW, Figures 13 and 14
t_{PHL}			59	80		
t_{PZL}	Turn-On Delay, from CP or \overline{EX}		13	18	ns	$\overline{EO_X}$ LOW, Figures 11, 12, 13 and 14
t_{PZH}	Whichever goes LOW last to $X_0 - X_3$		12	17		
t_{PLZ}	Delay Going into HIGH Impedance State		7	12	ns	
t_{PHZ}			10	16		
t_s	Set-Up Time, I_0, I_1 to Negative-Going \overline{EX}	30	20		ns	Figures 11, 12, 13 and 14
t_h	Hold Time, I_0, I_1 to CP or \overline{EX} whichever goes HIGH first	0			ns	
t_s	Set-Up Time, Negative Going \overline{EX} to Positive-Going CP	40	25		ns	
t_s	Negative-Going \overline{CI} to Positive-Going CP	30	20		ns	Fetch with Increment, Figures 13 and 14
t_h	Positive-Going \overline{CI} to Negative-Going \overline{EX}	0				Iterative Fetch, Figures 11 and 12

7




Fig. 11
ITERATIVE FETCH




Fig. 12
ITERATIVE FETCH

NOTES:

1. $X_0 - X_3$ Turn-On Delay measured from the time both \overline{EX} and CP go LOW.
2. $X_0 - X_3$ Turn-Off Delay measured from the time either \overline{EX} or CP goes HIGH.

9410

REGISTER STACK • 16×4 RAM WITH 3-STATE OUTPUT REGISTER

FAIRCHILD TTL MACROLOGIC

DESCRIPTION - The 9410 is a register oriented high speed 64-bit Read/Write Memory organized as 16-words by 4-bits. An edge triggered 4-bit output register allows new input data to be written while previous data is held. 3-state outputs are provided for maximum versatility. The 9410 is fully compatible with all TTL families.

- EDGE-TRIGGERED OUTPUT REGISTER
- TYPICAL ACCESS TIME OF 35 ns
- 3-STATE OUTPUTS
- OPTIMIZED FOR REGISTER STACK OPERATION
- TYPICAL POWER OF 375 mW
- 18-PIN PACKAGE

PIN NAMES

A ₀ -A ₃	Address Inputs
D ₀ -D ₃	Data Inputs
\overline{CS}	Chip Select Input (Active LOW)
\overline{EO}	Output Enable Input (Active LOW)
\overline{WE}	Write Enable Input (Active LOW)
CP	Clock Input (Outputs Change on LOW to HIGH Transition)
Q ₀ -Q ₃	Outputs


LOADING (Note a)

	HIGH	LOW
A ₀ -A ₃	1.0 U.L.	0.23 U.L.
D ₀ -D ₃	1.0 U.L.	0.23 U.L.
\overline{CS}	1.0 U.L.	0.23 U.L.
\overline{EO}	1.0 U.L.	0.23 U.L.
\overline{WE}	1.0 U.L.	0.23 U.L.
CP	1.0 U.L.	0.23 U.L.
Q ₀ -Q ₃	130 U.L.	10 U.L. (Note b)

NOTES:


- a) 1 Unit Load (U.L.) = 40 μ A HIGH, 1.6 mA LOW.
 b) 10 LOW Unit Loads measured at 0.5 V.

BLOCK DIAGRAM




V_{DD} = Pin 18
 V_{SS} = Pin 9
 ○ = Pin Numbers

LOGIC SYMBOL



V_{CC} = Pin 18
 GND = Pin 9

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

FUNCTIONAL DESCRIPTION

Write Operation - When the three control inputs: Write Enable (WE), Chip Select (CS), and Clock (CP), are LOW the information on the data inputs (D₀ - D₃) is written into the memory location selected by the address inputs (A₀ - A₃). If the input data changes while WE, CS, and CP are LOW, the contents of the selected memory location follows these changes, provided set-up time criteria are met.

Read Operation - Whenever CS is LOW and CP goes from LOW-to-HIGH, the contents of the memory location selected by the address inputs (A₀ - A₃) is edge-triggered into the Output Register.

A 3-State Output Enable (EO) controls the output buffers. When EO is HIGH the four outputs (Q₀ - Q₃) are in a high impedance or OFF state; when EO is LOW, the outputs are determined by the state of the Output Register.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS (Note 1)
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
		XC			0.8		
V _{CD}	Input Clamp Diode Voltage			-0.9	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	XM	2.4	3.4			I _{OH} = -2.0 mA
		XC	2.4	3.1			I _{OH} = -5.2 mA
V _{OL}	Output LOW Voltage	XM & XC		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 8.0 mA
		XC		0.35	0.5	V	V _{CC} = MIN, I _{OL} = 16 mA
I _{OZH}	Output Off HIGH Current				100	μA	V _{CC} = MAX, V _{OUT} = 2.4 V, V _E = 3 V
I _{OZL}	Output Off LOW Current				-100	μA	V _{CC} = MAX, V _{OUT} = 0.5 V, V _E = 3 V
I _{IH}	Input HIGH Current			1.0	40	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					1.0	mA	V _{CC} = MAX, V _{IN} = 5.5 V
I _{IL}	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Output Short Circuit Current		-30		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V (Note 3)
I _{CCH}	Supply Current			75	110	mA	V _{CC} = MAX, Inputs Open

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
3. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
READ MODE						
t_{PZH} t_{PZL}	Enable Delay, Output Enable to Output		9	15	ns	Figure 1
t_{PHZ} t_{PLZ}	Disable Time, Output Enable to Output		10	16	ns	
t_{PLH} t_{PHL}	Propagation Delay, Clock to Output		14	20	ns	Figure 2
t_{sAR} t_{hAR}	Set-up Time to Read from Address to Clock Hold Time to Read from Address to Clock	38 0	25		ns	
WRITE MODE						
t_w	Write Enable, Chip Select, or Clock Pulse Width Required to Write (Note a)	21	12		ns	Figure 3
t_{sAW} t_{hAW}	Set-up Time Address to Write Enable (Note b) Hold Time Address to Write Enable (Note b)	5 0			ns	
t_{sDW} t_{hDW}	Set-up Time Data to Write Enable (Note b) Hold Time Data to Write Enable	16 0	9		ns	

NOTES:

- a) Writing occurs when \overline{WE} , \overline{CE} and CP are LOW.
- b) Assuming \overline{WE} is utilized as Writing Strobe.

READ MODE AC PARAMETERS





Fig. 1

**PROPAGATION DELAY
OUTPUT ENABLE TO DATA OUTPUTS**




Other Conditions: $\overline{CS} = \overline{OE} = \text{LOW}$

Fig. 2

**PROPAGATION DELAY CLOCK
TO DATA OUTPUTS, AND SET-UP
AND HOLD TIMES ADDRESS TO CLOCK TO READ**

WRITE MODE AC PARAMETERS



Other Conditions: $\overline{CS} = \text{CP} = \text{LOW}$

Fig. 3

**WRITE ENABLE PULSE
WIDTH, SET-UP AND HOLD
TIMES ADDRESS AND DATA TO WRITE ENABLE**

FUNCTIONAL DESCRIPTION

Write Operation - When the three control inputs: Write Enable (WE), Chip Select (CS), and Clock (CP), are LOW the information on the data inputs ($D_0 - D_3$) is written into the memory location selected by the address inputs ($A_0 - A_3$). If the input data changes while WE, CS, and CP are LOW, the contents of the selected memory location follows these changes, provided set-up time criteria are met.

Read Operation - Whenever CS is LOW and CP goes from LOW-to-HIGH, the contents of the memory location selected by the address inputs ($A_0 - A_3$) is edge-triggered into the Output Register.


A 3-State Output Enable (EO) controls the output buffers. When EO is HIGH the four outputs ($Q_0 - Q_3$) are in a high impedance or OFF state; when EO is LOW, the outputs are determined by the state of the Output Register.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)


SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS (Note 1)
			MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
V_{IL}	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
		XC			0.8		
V_{CD}	Input Clamp Diode Voltage			-0.9	-1.5	V	$V_{CC} = \text{MIN}, I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	XM	2.4	3.4			$I_{OH} = -2.0 \text{ mA}$
		XC	2.4	3.1			$I_{OH} = -5.2 \text{ mA}$
V_{OL}	Output LOW Voltage	XM & XC		0.25	0.4	V	$V_{CC} = \text{MIN}, I_{OL} = 8.0 \text{ mA}$
		XC		0.35	0.5	V	$V_{CC} = \text{MIN}, I_{OL} = 16 \text{ mA}$
I_{OZH}	Output Off HIGH Current				100	μA	$V_{CC} = \text{MAX}, V_{OUT} = 2.4 \text{ V}, V_E = 3 \text{ V}$
I_{OZL}	Output Off LOW Current				-100	μA	$V_{CC} = \text{MAX}, V_{OUT} = 0.5 \text{ V}, V_E = 3 \text{ V}$
I_{IH}	Input HIGH Current			1.0	40	μA	$V_{CC} = \text{MAX}, V_{IN} = 2.7 \text{ V}$
					1.0	mA	$V_{CC} = \text{MAX}, V_{IN} = 5.5 \text{ V}$
I_{IL}	Input LOW Current				-0.36	mA	$V_{CC} = \text{MAX}, V_{IN} = 0.4 \text{ V}$
I_{OS}	Output Short Circuit Current		-30		-100	mA	$V_{CC} = \text{MAX}, V_{OUT} = 0 \text{ V}$ (Note 3)
I_{CCH}	Supply Current			75	110	mA	$V_{CC} = \text{MAX}, \text{Inputs Open}$

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at $V_{CC} = 5.0 \text{ V}, T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time.



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
ROMs AND PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9



CHAPTER 8

- Package Style
- Temperature Ranges
- Examples
- Device Identification/Marking
 - Package Information
- Package Information
- Hi-Rel Processing
- Hi-Rel Processing Flows
- Package Outlines

ORDER AND PACKAGE INFORMATION


Fairchild bipolar memories may be ordered by using a simplified purchasing code where the package style and temperature range is defined as follows:

PACKAGE STYLE

D = Dual In-line - Ceramic (hermetic)

P = Dual In-line - Plastic

F = Flatpak



In order to accommodate varying die sizes and numbers of pins (16, 18, 24, etc.), a number of different package forms are required. The Package Information list on the following pages indicates the specific package codes currently used for each device type. The detailed package outline corresponding to each package code is shown at the end of this section.

TEMPERATURE RANGES

Two basic temperature grades are in common use: C = Commercial-Industrial, 0°C to +75°C; M = Military, -55°C to +125°C. Exact values and conditions are indicated on the data sheets.

EXAMPLES:

- (a) 93415FM
This number code indicated a 93415 1024 x 1 RAM in a flatpak with military temperature rating.
- (b) 93421DC
This number code indicates a 93421 256 x 1 RAM in a ceramic dual in-line package with commercial temperature rating.
- (c) 93436PC
This number code indicates a 93436 512 x 4 PROM in a plastic package with a commercial temperature rating.

DEVICE IDENTIFICATION/MARKING

All Fairchild standard catalog bipolar memories will be marked as follows:



PACKAGE INFORMATION

DEVICE	Military (M) -55°C to +125°C		DEVICE	Commercial (C)/Industrial 0°C to +75°C		
	Ceramic DIP (D)	Flatpak (F)		Ceramic DIP (D)	Plastic DIP (P)	Flatpak (F)
F10145A	-	-	F10145A	6B	9B	4L
F10405	-	-	F10405	6E	-	4B
F10410	-	-	F10410	6F	9B	4B
F10411	-	-	F10411	6F	9B	4B
F10415	-	-	F10415	6E	-	4B
F10415A	-	-	F10415A	6E	-	4B
F100415	-	-	F100415	6E	-	4B
F10416	-	-	F10416	6E	-	4B
F100416	-	-	F100416	6E	-	4B
93410	6F	4B	93410	6F	9B	4B
93410A	-	-	93410A	6F	9B	4B
93411	6F	4B	93411	6F	9B	4B
93411A	-	-	93411A	6F	9B	4B
93L412	8T	4R	93L412	8T	-	4R
93L415	6J	4B	93L415	6J	9B	4B
93415	6J	4B	93415	6J	9B	4B
93415A	-	-	93415A	6J	9B	4B
93417	6E	3D	93417	6E	9B	3D
93419	7Y	-	93419	7Y	-	-
93L420	6F	4B	93L420	6F	9B	4B
93L421	6F	4B	93L421	6F	9B	4B
93421	6F	4B	93421	6F	9B	4B
93421A	-	-	93421A	6F	9B	4B
93L422	8T	4R	93L422	8T	-	4R
93L425	6J	4B	93L425	6J	9B	4B
93425	6J	4B	93425	6J	9B	4B
93425A	-	-	93425A	6J	9B	4B
93427	6E	3D	93427	6E	9B	3D
93431	6E	3D	93431	6E	9B	3D
93432	6M	4R	93442	6M	9N	4R
93436	6E	3D	93436	6E	9B	3D
93438	6M	4R	93438	6M	9N	4R
93441	6E	3D	93441	6E	9B	3D
93442	6M	4R	93442	6M	9N	4R
93446	6E	3D	93446	6E	9B	3D
93448	6M	4R	93448	6M	9N	4R
93452	7D	-	93452	7D	9M	-
93453	7D	-	93453	7D	9M	-
93454	6M	4R	93454	6M	9N	4R
93457	6E	3D	93457	6E	9B	3D
93464	6M	4R	93464	6E	9N	4R
93467	6E	3D	93467	6E	9B	3D
93470	7D	-	93470	7D	9M	-
93471	7D	-	93471	7D	9M	-
93481	-	-	93481	6E	9B	4B
9403	6Q	4M	9403	6Q	9U	4M
9406	6Q	4M	9406	6Q	9U	4M
9410	7D	-	9410	7D	9M	-

HI-REL PROCESSING

Fairchild's Bipolar Memory/ECL Products Division offers HI-REL processing for both military and commercial customers. Fairchild's UNIQUE 38510 program provides military customers an opportunity to purchase state-of-the-art LSI memory circuits processed to the latest version of MIL-M-38510/MIL-STD-883. The UNIQUE 38510 program is available for processing to specific customer drawings or may be ordered directly from the QB or QC processing flow.

For commercial customers, the reliability of standard product can be improved by requiring burn-in on all devices with the QP process flow.

All HI-REL TTL RAMs and ROM/PROMs may be purchased in dual in-line and flatpak ceramic packages, with the exception of the 93419 which is only available in the dual in-line package.

In addition to the HI-REL processing flows shown, these additional HI-REL steps are available upon request:


- State-side assembly
- Radiography MTD 2012
- SEM Analysis
- PROM Programming (single or multiple pulse)
- Special lead form
- Read and record critical parameters before and after burn-in


HI-REL PROCESSING FLOWS

MILITARY CUSTOMERS UNIQUE 38510

COMMERCIAL CUSTOMERS STD PRODUCT PLUS BURN-IN QP


MIL-STD-883A
METHOD 5004.3 **DESCRIPTION**






PACKAGE OUTLINES

16-Pin Flatpak 3D




NOTES:
 All dimensions in inches (bold) and millimeters (parentheses)
 Pins are Ni Au plated kovar
 Cap is kovar
 Base is Al₂O₃
 Package weight is 0.6 gram

16-Pin Cerpak 4B




NOTES:
 All dimensions in inches (bold) and millimeters (parentheses)
 Pins are tin-plated kovar or alloy 42
 Package weight is 0.4 gram

16-Pin Cerpak 4L



NOTES:
 All dimensions in inches (bold) and millimeters (parentheses)
 Pins are tin-plated alloy 42
 Package weight is 0.4 gram

24-Pin Cerpak 4M




NOTES:
 All dimensions in inches (bold) and millimeters (parentheses)
 Pins are tin-plated alloy 42
 Package weight is 0.8 gram

Pin numbers for reference only

PACKAGE OUTLINES

24-Pin Flatpak

4R




NOTES:

- All dimensions in inches (bold) and millimeters (parentheses)
- Metal cap and base
- Pins are gold-plated kovar
- Package weight is 0.6 gram

16-Pin Ceramic Dual In-line

6B




NOTES:

- All dimensions in inches (bold) and millimeters (parentheses)
- Pins are tin-plated alloy 42
- Cap and Base is Al₂O₃
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal you practice for .020" (0.508) diameter pin
- Package weight is 2.0 grams

16-Pin Ceramic Dual In-line (Metal Cap)

6E




NOTES:

- All dimensions in inches (bold) and millimeters (parentheses)
- Pins are gold-plated nickel alloy 42
- Base is Al₂O₃
- Cap is gold-plated kovar
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal you practice for .020" (0.508) diameter pin
- Package weight is 2.0 grams

16-Pin Ceramic Dual In-line

6F



NOTES:


- All dimensions in inches (bold) and millimeters (parentheses)
- Pins are tin-plated alloy 42
- Cap and Base is Al₂O₃
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal you practice for .020" (0.508) diameter pin
- Package weight is 2.0 grams

Pin numbers for reference only

PACKAGE OUTLINES

16-Pin Ceramic Dual In-line

6J




NOTES:

- All dimensions in inches (bold) and millimeters (parentheses)
- Pins are tin-plated alloy 42
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with positive misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.51) diameter pin
- Package weight is 2.2 grams
- *The .037/.027 dimensions does not apply to the corner pins

24-Pin Dual In-line Side Braze Package (BPM)

6M




NOTES:

- All dimensions in inches (bold) and millimeters (parentheses)
- Cap is gold-plated kovar
- Base is ceramic
- Pins are intended for insertion in hole rows on .600" (15.24) centers
- Board-drilling dimensions should equal your practice for .020" (0.51) diameter pin
- Pins are nickel-gold plated kovar
- Package weight is 4.0 grams

24-Pin Ceramic Dual In-line

6Q




NOTES:

- All dimensions in inches (bold) and millimeters (parentheses)
- Pins are intended for insertion in hole rows on .400" (10.16) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling should equal your practice for .020" (0.51) diameter pin
- Pins are tin-plated alloy 42

14-Pin Ceramic Dual In-line

7A




NOTES:

- All dimensions in inches (bold) and millimeters (parentheses)
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.51) diameter pin
- Pins are tin-plated alloy 42
- Package weight is 2.0 grams

Pin numbers for reference only

PACKAGE OUTLINES

18-Pin Ceramic Dual In-line 7D



NOTES:


- All dimensions in inches (bold) and millimeters (parentheses)
- Pins are tin-plated kovar
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with positive misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.51) diameter pin
- *The .037/.027 dimensions does not apply to the corner pins

28-Pin Ceramic Dual In-line (Metal Cap) 7Y

7Y


22-Pin Ceramic Dual In-line (Metal Cap) 8T

8T



NOTES:


- All dimensions in inches (bold) and millimeters (parentheses)
- Pins are gold-plated kovar
- Package weight is 4.0 grams




NOTES:

- All dimensions in inches (bold) and millimeters (parentheses)
- Pins are intended for insertion in hole rows on .400" (10.16) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling should equal your practice for .020" (0.51) diameter pin
- Pins are gold-plated kovar

Pin numbers for reference only



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
ROMs AND PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9



CHAPTER 9

- Fairchild Field Sales Offices, Representatives and Distributors

FAIRCHILD SALES OFFICES UNITED STATES AND CANADA

*HUNTSVILLE, ALABAMA

3322 So Memorial Parkway 35801
Suite 92
Tel: 205-883-7020 TWX 810-726-2214

PHOENIX, ARIZONA

4414 N 19th Avenue 85015
Suite G
Tel: 602-264-4948 TWX 910-951-1544

*LOS ANGELES, CALIFORNIA

8333 Claremont Mesa Blvd 90028
Suite 818
Tel: 213-466-8393 TWX 910-321-3009

*SAN DIEGO, CALIFORNIA

8333 Claremont Mesa Blvd 92111
Suite 109
Tel: 714-279-6021

*SANTA ANA, CALIFORNIA

2101 East Fourth St. 92705
Bldg. B, Suite 185
Tel: 714-558-1881 TWX 910-595-1109

*SANTA CLARA, CALIFORNIA

3080 Olcott Street 95050
Suite 210A
Tel: 408-244-1400 TWX 910-338-0241

*DENVER, COLORADO

7475 W 5th Ave., Suite 100
Lakewood, Colo. 80226
Tel: 303-234-9292

*STAMFORD, CONNECTICUT

2nd Floor
2777 Summers Street 06905
Tel: 203-348-7701 TWX 710-474-1763

*ORLANDO, FLORIDA

Crane's Roost Office Park
303 Whooping Loop
Altamonte Springs, Fla. 32701
Tel: 305-834-7000 TWX 810-850-0152

TAMPA, FLORIDA

12945 Seminole Blvd
Florida Twin Towers Bldg 2, Room 6
Largo, Fla. 33540
Tel: 813-585-3892

*MELVILLE, NEW YORK

275 Broadhollow Road 11746
Tel: 516-293-2900 TWX 510-224-6480

*CHICAGO, ILLINOIS

9950 W Lawrence Avenue
Room 311
Schiller Park, Ill. 60176
Tel: 312-671-4660 TWX 910-227-0051

FORT WAYNE, INDIANA

2118 Inwood Drive 46805
Suite 111
Tel: 219-483-6453 TWX 810-332-1507

*INDIANAPOLIS, INDIANA

7202 N Shadeland 46250
Tel: 317-849-5412 TWX 810-260-1793

BLADENSBURG, MARYLAND

5801 Annapolis Road 20710
Suite 500
Tel: 301-779-0954 TWX 710-826-9654

*BOSTON, MASSACHUSETTS

888 Worcester Street
Wellesley Hills, Mass. 02181
Tel: 617-237-3400 TWX 710-348-0424

*DETROIT, MICHIGAN

Westland Office Plaza
33300 Warren Avenue, Suite 101
Westland, Mich. 48185
Tel: 313-425-3250 TWX 810-242-2973

*MINNEAPOLIS, MINNESOTA

7600 Parklawn Avenue
Room 251
Edina, Minn. 55435
Tel: 612-835-3322 TWX 910-576-2944

WAYNE, NEW JERSEY

580 Valley Road 07490
Suite 1
Tel: 201-696-7070

ALBUQUERQUE, NEW MEXICO

2403 San Mateo N E 87110
Plaza #2
Tel: 505-265-5601 TWX 910-989-1186

BINGHAMTON, NEW YORK

3215 E Main St, Suite 7
Endwell, NY 13760
Tel: 607-754-1094

*ATLANTA, GEORGIA

1504 Idlehour Way
Tucker, Georgia 30084
Tel: 404-939-2595

POUGHKEEPSIE, NEW YORK

15 College View Ave. 12603
Tel: 914-452-4200 TWX 510-248-0030

*ROCHESTER, NEW YORK

260 Perinton Hills Office Park
Fairport, New York 14450
Tel: 716-223-7700

CLEVELAND, OHIO

6151 Wilson Mills Rd.
Suite 101
Highland Heights, Ohio 44143
Tel: 216-461-8288 TWX 810-427-9271

DAYTON, OHIO

4812 Frederick Road 45414
Suite 101
Tel: 513-278-8278 TWX 810-459-1803

TULSA, OKLAHOMA

5321 S. Sheridan Road 74145
Suite 15
Tel: 918-663-7131

*PHILADELPHIA, PENNSYLVANIA

Fort Washington Industrial Park
500 Office Center
Fort Washington, Pa. 19034
Tel: 215-886-6623 TWX 510-665-1654

*SENECA, SOUTH CAROLINA

27 Normandy Shores
Annex #2, RFD #1
Seneca, South Carolina 29678
Tel: 803-882-1760

*DALLAS, TEXAS

13771 N Central Expressway 75231
Suite 809
Tel: 214-234-3391 TWX 910-867-4757

*HOUSTON, TEXAS

6430 Hillcroft 77036
Suite 102
Tel: 713-771-3547 TWX 910-881-6278

MILWAUKEE, WISCONSIN

4642 76th Street
Suite 101
Greenfield, Wisconsin 53220
Tel: 414-282-5260

CANADA

Toronto Regional Office
FSC
1590 Matheson Blvd. Unit 26
Mississauga, Ontario L4W 1J1, Canada
Tel: 416-625-7070 TWX 610-492-4311

Fairchild Semiconductor
1385 Mazurette Suite 3
Montreal, Quebec, H4N 1G8, Canada
Tel: 514-382-2552 TWX 610-421-3178

FAIRCHILD SALES REPRESENTATIVES UNITED STATES AND CANADA

ALABAMA

CARTWRIGHT & BEAN, INC.
901 Magnolia Drive, N.W.
Huntsville, Alabama 35805
Tel: 205-533-3509

CALIFORNIA

CELTEC COMPANY
7380 Claremont Mesa Blvd., Suite 109
San Diego, California 92111
Tel: 714-279-7961 TWX: 910-335-1512

CELTEC COMPANY

2041 Business Center Drive, Suite 211
Irvine, California 92664
Tel: 714-752-6111 TWX: 910-595-2512

CELTEC COMPANY

6767 Forest Lawn Drive
Los Angeles, California 90068
Tel: 213-874-6002 TWX: 910-321-2884

MAGNA SALES, INC.

3080 Olcott Street, Suite 210A
Santa Clara, California 95050
Tel: 408-985-1750 TWX: 910-338-0241

COLORADO

SIMPSON ASSOCIATES, INC.
2552 Ridge Road
Littleton, Colorado 80120
Tel: 303-794-8381 TWX: 910-935-0719

CONNECTICUT

LORAC SALES, INC.
2777 Summer Street
Stamford, Connecticut 06905
Tel: 203-327-6238 TWX: 710-474-1763

FLORIDA

WMM ASSOCIATES, INC.
101 Wymore Road, Suite 300
Altamonte Springs, Florida 32701
Tel: 305-862-4700 TWX: 810-853-0263

WMM ASSOCIATES, INC.

1822 Drew Street
Clearwater, Florida 33519
Tel: 813-447-2533 TWX: 810-866-4108

WMM ASSOCIATES, INC.

1628 E. Atlantic Blvd
Pompano Beach, Florida 33060
Tel: 305-943-3091 TWX: 510-956-9891

GEORGIA

CARTWRIGHT & BEAN, INC.
P.O. Box 52846
90 W. Wieuca Square, Suite 155
Atlanta, Georgia 30342
Tel: 404-255-5262 TWX: 810-751-3220

INDIANA

LESLIE M. DEVOE COMPANY
7172 North Keystone Ave., Suite C
Indianapolis, Indiana 46240
Tel: 317-257-1227 TWX: 810-341-3284

KANSAS

B. C. ELECTRONIC SALES, INC.
1015 West Santa Fe
Olathe, Kansas 66061
Tel: 913-782-6696 TWX: 910-749-6414

MARYLAND

L. D. LOWERY
5801 Annapolis Road, Suite 500
Bladensburg, Maryland 20710
Tel: 301-277-6565 TWX: 710-826-9654

MASSACHUSETTS

SPECTRUM ASSOCIATES, INC.
888 Worcester Street
Wellesley, Massachusetts 02181
Tel: 617-277-2796 TWX: 710-348-0424

MICHIGAN

RATHSBURG ASSOCIATES
16621 E. Warren Ave.
Detroit, Michigan 48224
Tel: 313-882-1717 Telex: 23-5229

MINNESOTA

PSI COMPANY
7710 Computer Avenue
Minneapolis, Minnesota 55435
Tel: 612-835-1777 TWX: 910-576-2740

MISSISSIPPI

CARTWRIGHT & BEAN, INC.
P.O. Box 3730
5250 Galaxy Drive, Suite J
Jackson, Mississippi 39207
Tel: 601-981-1368

MISSOURI

B. C. ELECTRONIC SALES, INC.
320 Brookes Drive, Suite 204
Hazelwood, Missouri 63042
Tel: 314-731-1255 TWX: 910-762-0600

NEW JERSEY

LORAC SALES, INC.
580 Valley Road
Wayne, New Jersey 07470
Tel: 201-696-8875 TWX: 710-988-5846

NEW YORK

ADVANCED COMPONENTS, INC.
South Bay Road
P.O. Box 276
North Syracuse, New York 13212
Tel: 315-699-2671 TWX: 710-541-0439

LORAC SALES, INC.

275 Broadhollow Road
Melville, L.I., New York 11746
Tel: 516-293-2970 TWX: 510-224-6480

SPECTRUM SALES, INC.

65 Circuit Avenue
Tuckahoe, New York 10707
Tel: 914-793-1660
(Microwave Product Only)

NORTH CAROLINA

CARTWRIGHT & BEAN, INC.
625 Harwyn Drive
Charlotte, North Carolina 28215
Tel: 704-333-6457

CARTWRIGHT & BEAN, INC.

P.O. Box 11209
2415 G. Crabtree Blvd
Raleigh, North Carolina 27604
Tel: 919-834-1186

OHIO

COMPONENTS, INC.
16600 Sprague Rd., Suite 235
Interstate Plaza
Cleveland, Ohio 44130
Tel: 216-243-9200 TWX: 810-423-9435

COMPONENTS, INC.

9 Phorce Street
West Carrollton, Ohio 45449
Tel: 513-866-0661

PENNSYLVANIA

BGR ASSOCIATES
500 Office Center
Fort Washington Industrial Park
Fort Washington, Pennsylvania 19034
Tel: 215-643-4111 TWX: 510-665-1654

L. D. LOWERY

2801 West Chester Pike
Broomall, Pennsylvania 19008
Tel: 215-356-5300 or 215-528-5170
TWX: 510-662-9072

TENNESSEE

CARTWRIGHT & BEAN, INC.
P.O. Box 4760
560 S. Cooper Street
Memphis, Tennessee 38104
Tel: 901-276-4442

CARTWRIGHT & BEAN, INC.

8501 Kingston Pike
Knoxville, Tennessee 37919
Tel: 615-693-7450

TEXAS

TECHNICAL MARKETING
4445 Alpha Road
Dallas, Texas 75240
Tel: 214-387-3601 TWX: 910-860-5158

TECHNICAL MARKETING

6430 Hillcroft, Suite 104
Houston, Texas 77036
Tel: 713-777-9228

WASHINGTON

QUADRA CORPORATION
1621 - 114th Avenue S.E.
Suite 212
Bellevue, Washington 98004
Tel: 206-454-4946 TWX: 910-443-2318

WISCONSIN

LARSEN ASSOCIATES
10855 West Potter Road
Wauwatosa, Wisconsin 53226
Tel: 414-258-0529

CANADA

AVOTRONICS LIMITED
200 Consumers Road, Suite 200
Willowdale, Ontario, M2J 1P8, Canada
Tel: 416-493-9711

AVOTRONICS LIMITED

6600 Trans Canada Highway, Suite 750
Pointe Claire, Quebec, H9R 4S2, Canada
Tel: 514-697-2135 TWX: 610-422-3908
Telex: 05-821-762

INTERNATIONAL FIELD SALES OFFICES

AUSTRALIA

Fairchild Australia Pty. Ltd.
A.D.C. Pacific Building
77 Pacific Highway
North Sydney, N.S.W. 2060
Australia
Tel: 929-6711
Telex: AA20053 FAIRSYD

(mailing address)
P.O. Box 450
North Sydney, N.S.W. 2060
Australia

AUSTRIA

Fairchild Electronics
A-1010 Wien
Schwedenplatz 2
Tel: 0222 635821 Telex: 75096

BRAZIL

Fairchild Electronica Ltd
Caixa Postal 30407
Rua de Consolação, 3542
Sao Paulo S.P., Brazil
Tel: 81-6168 Telex: 021-261
Cable: FAIRLEC

FRANCE

Fairchild Semiconducteurs S.A.
121, Avenue d'Italie
75013-Paris
Tel: 580 5566 Telex: 20614

GERMANY

Fairchild Halbleiter GmbH
Verkaufsleitung Deutschland
8 München 80
Truderinger Str. 13
Tel: (0 89) 4 70191
Telex: 52 4831 fair d

Fairchild Halbleiter GmbH

European Headquarters
62 Wiesbaden 12
Hagenauer Str. 38
Postfach 9549
Tel: 06121 2051 Telex: 04186588

Fairchild Halbleiter GmbH

3000 Hannover
Koenigswoerther Strasse 23
Tel: 0511 17844 Telex: 09 22922

Fairchild Halbleiter GmbH

7251 Leonberg
Poststr. 37
Tel: 07152 41026 Telex: 07 245711

Fairchild Halbleiter GmbH

85 Nuernberg
Waldlustrasse 1
Tel: 0911 407005 Telex: 06 23665

HONG KONG

Fairchild Semiconductor (HK) Ltd.
135 Hoi Bun Road
Kwun Tong
Kowloon, Hong Kong
Tel: K-890271 Telex: HKG-531

ITALY

Fairchild Semiconduttori S.p.A.
Via Citta' Di Castello, 13
00191 Roma, Italy
Tel: 00396 3274006

Fairchild Semiconduttori S.p.A.

Via Rosellini, 12
20124 Milano, Italy
Tel: 00392 6887451 Telex: 36522

JAPAN

TDK-Fairchild
Sanyo Kokusaku Pulp Bldg. 2nd Fl.
7-8 Shibuya 1-Chome
Shibuya-ku
Tokyo 150, Japan
Tel: 03-400-8351 Telex: 2424173

MEXICO

Fairchild Mexicana S.A.
Blvd. Adolfo Lopez Mateos No. 183
Mexico 18, D.F.
Tel: 906-563-6411 Telex: 017-71-038

SCOTLAND

Fairchild Semiconductor Ltd.
Shield House
Craigshill -
Livingston
West Lothian, Scotland
Tel: 00445 8932891
Telex: 0061 72629

SWEDEN

Fairchild Semiconductor AB
Svartensgatan 6,
11820 Stockholm
Sweden
Tel: 00468-449255 Telex: 0064-17759

TAIWAN

Fairchild Semiconductor (Taiwan) Ltd.
Hsietsau Building, Room 502
47 Chung Shan North Road
Sec. 3, Taipei, Taiwan
Tel: 573205 thru 573207

THE NETHERLANDS

Fairchild Semiconductor
Paradijslaan 39
Eindhoven, Holland
Tel: 0031-4067727 Telex: 0044-51024

UNITED KINGDOM

Fairchild Semiconductor Ltd.
Kingmaker House
Station Road
New Barnet
Herts EN5 1NX England
Tel: 00441 4407311 Telex: 0051 262835

FAIRCHILD SEMICONDUCTOR

FIELD SALES OFFICE AND DISTRIBUTOR LOCATIONS

EUROPEAN HEADQUARTERS
Fairchild Halbleiter GmbH

6200 Wiesbaden 12
Postfach 9549
Hagenauer Strasse 38

Tel: (0 61 21) 20 51
Telex: 04 186 588
04 186 771

GERMANY

SALES OFFICES

Fairchild Halbleiter GmbH
Verkaufsleitung Deutschland
8000 Muenchen 80
Truderinger Str. 13
Tel: (089) 4 70 10 91
Telex: 05 24831

Fairchild Halbleiter GmbH
3000 Hannover
Koenigswoerther Str. 23
Tel: (0511) 1 78 44
Telex: 09 22922

Fairchild Halbleiter GmbH
6202 Wiesbaden-Biebrich
Hagenauer Str. 38
Tel: (06121) 20 51
Telex: 04 186588

Fairchild Halbleiter GmbH
7250 Leonberg
Poststrasse 37
Tel: (07152) 4 10 26
Telex: 07 245711

Fairchild Halbleiter GmbH
8500 Nuernberg
Waldluststrasse 1
Tel: (0911) 40 70 05
Telex: 06 23665

DISTRIBUTORS

Dohrenberg
1000 Berlin 30
Bayreuther Str. 3
Tel: (030) 2 13 80 43 - 45
Telex: 01 84860

Unitronic GmbH & Co. KG
2360 Bad Segeberg
Lindhofstr. 3
Tel: (0455) 20 64 / 20 65
Telex: 02 61646

Unitronic GmbH & Co. KG
3180 Lehrte
Markscheider Weg 41
Tel: (05132) 5 30 01 - 3
Telex: 09 22084

Unitronic GmbH, Ing. R. Breiden
4000 Duesseldorf 30
An der Thomaskirche 50A
Tel: (0211) 62 44 39 / 63 42 14
Telex: 08 586434

Berger Elektronik GmbH
6000 Frankfurt
Am Tiergarten 14
Tel: (0611) 49 03 11
Telex: 04 12649

Elcowa GmbH
6200 Wiesbaden-Schierstein
Zeilstrasse 32
Tel: (06121) 2 30 01 / 2
Telex: 04 186 202

Technoprojekt
7000 Stuttgart 50
Heinrich-Ebner-Str. 13
Tel: (0711) 56 17 12
Telex: 07 234490

Electronic 2000
7257 Ditzingen
Hirschlaenderstr. 2
Tel: (07156) 70 83
Telex: 07 245267

Electronic 2000
8000 Muenchen 80
Neumarkter Str. 75
Tel: (089) 43 40 61
Telex: 05 22561

Unitronic GmbH
8019 Ebersberg
Hochfelde 4
Tel: (08092) 2 13 33

Electronic 2000
8501 Eckental
Rodelhang 7
Tel: (09126) 84 01

ITALY

SALES OFFICES

Fairchild Semiconduttori S.p.A.
Via Rosellini 12
20124 Milano
Tel: (02) 6 88 74 51
Telex: 36522

Fairchild Semiconduttori S.p.A.
Via Flaminia Vecchia, 653
00191 Roma
Tel: (06) 3 27 40 06 / 3 28 75 48
Telex: 63046

DISTRIBUTORS

Adelsy s.a.s.
Viale Lombardia 17/2
40141 Bologna
Tel: (051) 48 11 49 / 47 06 22
Telex: 51226

A.E.P.
Via Terracina 311
80125 Napoli
Tel: (081) 630 006

Gagliardi Elettronica snc
Via Vacchieri 8
10097 Regina Margherita (To)
Tel: (011) 78 01 081/2/3
Telex: 22460

Micromem s.a.s.
Via Monteverdi 5
20131 Milano
Tel: (02) 22 03 17 / 22 03 26

Pantronic s.r.l.
Via Flaminia Nuova 219
00191 Roma
Tel: (06) 32 48 66 / 32 88 048
Telex: 63405

Silverstar Ltd.
Via dei Gracchi 20
20146 Milano
Tel: (02) 49 96
Telex: 32634

Clatron s.p.a.
Viale Certosa 269
20151 Milano
Tel: 30 88 085/7

FRANCE

SALES OFFICE

Fairchild Semiconducteur S.A.
121, Avenue d'Italie
75013 Paris
Tel: (1) 5 80 55 66
Telex: 260937-200614

DISTRIBUTORS

Almex S.A.
Zone industrielle d'Antony
48, Rue de l'Aubepine
92160 Antony
Tel: (1) 666 21 12
Telex: 280823

E. Feutrier Sarl
Rue des Trois Glorieuses
42270 Saint Priest en Jarez
Tel: 77 33 33 89
TWX: 30 00 21

Etablissements F. Feutrier
Rue des Trois Glorieuses
42270 Saint Priest en Jarez
Tel: (1577) 33 33 89
Telex: 300021

Res Distribution
9, Rue Ernest Cognacq
92300 Levallois
Tel: (1) 758 11 11
Telex: 620630

Scientech
11, Avenue Ferdinand Buisson
75016 Paris
Tel: (1) 609 91 36
Telex: 260042

GROS ELECTRONIQUE
13, Rue Victor Hugo
59350 St. André Lez Lille
Tel: (1620) 556470

Gros Electronique
14 Avenue du General Leclerc
54000 Nancy
Tel: 28 24 24 22
TWX: 85 00 87

UNITED KINGDOM

SALES OFFICES
Fairchild Semiconductor Ltd.
Kingmaker House
Station Road
New Barnet, Herts. EN5 1NX
Tel: (01) 4 40 73 11
Telex: 262835

Fairchild Semiconductor Ltd.
Shiel House, Craigshill
Livingston, W. Lothian
Scotland.
Tel: Livingston (0589) 3 28 91
Telex: 72629

DISTRIBUTORS

Barlec Ltd.
219 London Road
East Grinstead, Sussex
Tel: (0342) 2 43 83

Conway Electronics Ltd.
John Scott House
Market Street
Bracknell, Berks. RG12 1JU
Tel: Bracknell (0344) 2 47 65/2 45 71
Telex: 847201

Gothic Electronics Ltd.
Beacon House
Hampton Street
Birmingham B18 3JP
Tel: (021) 236 5060 / 236 8541
Telex: 338731

I.T.T. Electronics Services
Edinburgh Way
Harlow, Essex
Tel: Harlow (0279) 26 777
Telex: 81146

Macro Marketing Ltd.
396 Bath Road
Slough, Bucks.
Tel: Slough (0753) 3 54 44
Burnham (06286) 6 30 11
Telex: 847083

Salford Electrical Instruments Ltd.
Ael Works, Barton Lane
Eccles Manchester M30 8 HL
Tel: (061) 7 89 50 81
Telex 667711

S.C. European Components Ltd.
Unit 9, M 40 Industrial Centre
Coronation Road
High Wycombe, Bucks.
Tel: (0494) 3 61 46
Telex: 837163

Superdis Ltd.
41 Loverock Road
Reading RG3 1ED, Berks.
Tel: (0734) 59 49 33
Telex: 847147

Neiltronics Ltd.
John F. Kennedy Road,
Naas Road
Dublin 12, Ireland
Tel: (Dublin) 50 18 45
Telex: 4837

Most Electronics Ltd
24 Broughton Street
Cheetham Hill
Manchester M88 8NN
Tel: 061 8317672
TWX: 66 83 04

BENELUX

SALES OFFICE
Fairchild Semiconductor
Paradijslaan 39
Eindhoven, Holland
Tel: (040) 4 46 09
Telex: 51024

DISTRIBUTORS

Sotronic S.A.
Rue Père de Deken 14
B-1010 Bruxelles
Tel: (02) 7 36 10 07
Telex: 25141

Inelco Nederland BV
Joan Muyskenweg 22
NL-1006 Amsterdam
Tel: (020) 93 48 24
Telex: 14622

SCANDINAVIA

SALES OFFICE
Fairchild Semiconductor AB
Svartengsgatan 6
S-11620 Stockholm
Tel: (08) 44 92 55
Telex: 17759

DISTRIBUTORS

E. Friis-Mikkelsen A/S
51 Krogshøjvej
DK-2880 Bagsvaerd
Tel: (02) 98 63 33
Telex: 22350

Findip AB
Teollisuustie 7
P.O. Box 34
SF-02700 Kauniainen
Tel: (90) 50 22 55
Telex: 123129

Datamatik AS
Ostersjøveien 62
Oslo 6, Norway
Tel: (02) 26 63 30
Telex: 16067

Nordqvist & Berg
P.O. Box 9145
S-10272 Stockholm
Tel: (08) 69 04 00
Telex: 10407

ITT Multikomponent
Ankdammsgatan 32
S-171 43 Solna Sweden
Tel: (08) 83 51 50
Telex: 10516

**AUSTRIA
AND EASTERN EUROPE**

SALES OFFICE
Fairchild Electronics
Schwedenplatz 2
A-1010 Wien
Tel: (0222) 63 58 21
Telex: 75096

DISTRIBUTORS

Burisch GmbH & Co. KG
Scheydgasse 31
A-1210 Wien
Tel: (0222) 38 76 38
Telex: 13310

R.I.Z.
Bozidariceva 13
YU-41000 Zagreb
Tel: (041) 64 46 96
Telex: 21288

OTHER DISTRIBUTORS.

W. Moor AG
Bahnstr. 58
CH-8105 Regensdorf
Tel: (01) 8 40 66 44
Telex: 52042

General Electronics Ltd.
209 Thevon Street
Nikaia 77, Piraeus
Greece
Tel: 4 91 35 95
Telex: 212763 (kami gr)

STG International Ltd.
52 Nachlat Benyamim Street
P.O. Box 1275
Tel Aviv, Israel
Tel: 5 34 59 / 5 31 15
Telex: 33229

Suin S.A.
C/. Clot, 194
Barcelona (13), Spain
Tel: (03) 340 78 54/58/62

Teknim Ltd.
Tersani Cad. Kut Han No. 38/605
Karahöy, Istanbul
Turkey
Tel: 44 40 33
Telex: 23540

Teknim Ltd.
Riza Sah Pehlevi Cad. 7
Kavaklıdere, Ankara
Turkey
Tel: 27 58 00
Telex: 42155

Fairmont Electronics (Pty.) Ltd.
• Northwards •
Jan Smuts Avenue, Craighall Park
Johannesburg 2001, S. Africa
Tel: (48) 64 21 / 64 81-2 / 76 13
Telex: 83227

FAIRCHILD

Fairchild reserves the right to make changes in the circuitry or specifications in this book at any time without notice.
Fairchild cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in a Fairchild product.
No other circuit patent licenses are implied.

Printed in Italy



Arti Grafiche Moderna - Via L. Bruni, 7 Milano - Tel. 68.84.443